DIGITAL

VAX 11/750

MAGIC BOOK


VAX 11/750 MAGIC BOOK FOR INTERNAL USE ONLY

THIS TEXT WAS CREATED IN AN ATTEMPT TO CENTRALIZE THE ESSENTIAL INFORMATION REQUIRED TO MAINTAIN THE 11/750 AT A BRANCH LEVEL. CONTAINED IN THIS TEXT IS INFORMATION CONCERNING BOARD LOCATIONS, GATE ARRAYS LOCATED ON EACH BOARD, BASIC FUNCTIONS OF THE CHIPS, PART NUMBERS, AND MISC. OTHER INFORMATION YOU MIGHT FIND USEFUL WHEN INSTALLING OR MAINTAINING THE VAX 11/750 SYSTEMS.

THE INTENT OF THIS GUIDE IS NOT TO BECOME A STEP BY STEP TROUBLESHOOTING TOOL, ONLY TO MAKE SOME USEFUL INFORMATION AVAILABLE IN A SINGLE PACKAGE.

INDEX OF MAIN TOPICS

CONTENTS:	PAGE #
MAINTENANCE PHILOSOPHY SIMPLIFIED BLOCK DIAGRAM MICROCODE BIT FIELD CHART MAJOR BUS DEFINITIONS BACKPLANE PIN COUNTS POWER SYSTEM BLOCK DIAGRAM PHYSICAL ADDRESS ORGANIZATION VMS SHUTDOWN PROCEEDURE FLOATING POINT ACCELERATOR FPA LO001 DATA PATHS MODULE DPM LO002 MEMORY INTERCONNECT MODULE UBI LO004 SECOND UNIBUS ADAPTER MODULE SUB LO010 CPU/WRITEABLE CONTROL STORE CCS/WCS LO005 REMOTE DIAGNOSTIC MODULE RDM/MTM LO006 OPTION SLOTS RH750 MASSBUS ADAPTER MODULE MBA LO007 CPU MEMORY CONTROLLER MODULE CMC LO011/L0016 UNIBUS EXCERCISOR/TERMINATOR UET M9313 DIAGNOSTIC TRANSFER/NAMES/AUTOSIZER/ATTACHES BASIC CONSOLE AND COPY COMMANDS WRITEBOOT UTILITY REVCON REVISION CONTROL DOCUMENT BACKPLANE CABLES AND JUMPERS SYE ERROR LOGGER SDA SYSTEM DUMP ANALYZER BOOTSTRAP PROCESS DESCRIPTION INSTRUCTION DECODE PROCESS MACHINE AND BUGCHECKS UNIBUS ADDRESS TRANSLATION WORKSHEET EDT EDITOR KEYPAD DIAGRAMS	10 SLOT 1 19 SLOT 2 37 SLOT 3 49 SLOT 4 57 SLOT 7,8,9 69 SLOT 5 73 SLOT 6 76 SLOT 7,8,9 77 SLOT 7,8,9 85 SLOT 10



VAX 11/750 MAINTENANCE PHILOSOPH?

- THE CUSTOMER IS REQUIRED TO PROVIDE A VOICE GRADE TELEPHONE LINE AND CONNECTOR FOR DDC (DIGITAL DIAGNOSTIC CENTER) COMMUNICATION. (THIS REQUIREMENT IS INCLUDED WITH POWER AND ENVIRONMENTAL REQUIREMENTS IN THE VAX 11/750 SITE PREPARATION GUIDE. P/N EK-CORP-SP-003) (REV. IS SUBJECT TO CHANGE)
- THE RDM OPTION WILL BE INSTALLED IN THE BACKPLANE OF ALL VAX 11/750 SYSTEMS DIGITAL INSTALLS, TO PROVE THE VALUE OF RD TO THE CUSTOMER DURING THE WARRANTY PERIOD. IT WILL BE LEFT IN THE BACKPLANE FOR ALL CUSTOMERS WITH THE STANDARD RD MAINTENANCE CONTRACT.

BASIC FLOW:

THE CUSTOMER CALLS THE DDC "TOLL FREE NUMBER" WHEN THERE IS A PROBLEM.

(NOTE: NUMBERS ARE SUBJECT TO CHANGE)

1-800-525-6570 FOR DDC CONNECTION

1-303-599-4000 FOR ENGINEER ASSISTANCE (NOT TOLL FREE)

1-303-593-7890 U.S.F.S. LIBRARY D.E.C. EMPLOYEES ONLY


- o MAIL STOP CX/DDC COLORADO SPRINGS, COLORADO
- THE DOC PERFORMS REMOTE SUBSYSTEM ISOLATION.
- THE DDC IDENTIFIES THE FAILING UPTION TO THE BRANCH UFFICE.
- THE BRANCH OFFICE SEND THE RIGHT ENGINEER WITH THE RIGHT PARTS TO FIX THE PROBLEM.
- o FOR CPU PROBLEMS:

THE ENGINEER TAKES THE CPU SPARES AND ROM TOOL TO THE SITE.


THE ENGINEER RUNS THE TUSS MICPODIAGNOSTIC CASSETTE TAFLS.

FOR CUSTOMERS WITH NON-RD CONTRACTS, THE ENGINEER INSTALLS THE RDM TOOL INTO THE VAX 11/750 BACKPLANE, AND REMOVES IT WHEN HE/SHE COMPLETES THE WORK.

- ON CPU LOGIC MODULES, FAULTS ARE ISOLATED TO A SPECIFIC MODULE AND SIMULTAINEOUSLY TO A STRING OF CHIPS (AVERAGE OF TWO GATE ARRAYS).
- THE ENGINEER PERFORMS COMPONENT LEVEL REPLACEMENT (CLR) BY REPLACING THE INDICATED GATE APRAYS.
- THE FIX SHOULD THEN BE VEPIFIED WITH THE ODC CENTER 10 ASSIST THEM WITH BUILDING A CASE HISTORY OF FAILURES FOR THE 11/750. THIS IS IMPORTANT!!!
- WHEN CUR DUES NOT CURRECT THE FAULT ON CPU LOGIC MODULES, AND ALL OTHER CRU FAILURES, THE FAILURG MODULE OR ASSEMBLY IS REPLACED.





VAX-11/750 Simplified System Block Diagram




THE MAJOR COMPONENTS OF THE PROCESSOR ARE INTERCUNNECTED VIA TWO 32 BIT "LOW TRUE" BUSSES CALLED THE MEMORY BUS (MBUS) AND THE WRITE BUS (MBUS).

- MBUS: THE MEMORY BUS IS PRIMARILY USED WHEN SOURCING PROGRAM INSTRUCTION OPERAND DATA FROM MEMORY. THROUGH THE MIC MODULE AND TO THE DPM FOR PROCESSING. IT MAY ALSO BE UTILIZED WHEN THE OPTIONAL FLOATING POINT ACCELERATOR REQUIRES OPERAND DATA FROM THE MIC MODULE OR MEMORY. THE MBUS IS NORMALLY SOURCED FROM THE MIC MODULE BUT IT CAN ALSO BE LOADED BY THE MTEMP REGISTERS ON THE DPM MODULE. CONTROL OF THE MBUS IS ACCOMPLISHED BY MICROCODE FIELDS AND CANNOT BE DIRECTLY ACCESSED BY THE CONSOLE TERMINAL.
- WBUS: THE WRITE BUS IS THE BASIC INTERCONNECTION BETWEEN FOUR OF THE MAJOR CPU MUDULES (DPM, MIC, UBI, FPA). THE WRITE BUS ACTIVITY IS CONTROLLED VIA MICROCOLE FIELDS AND CAN BE UTILIZED BY MOST COMPONENTS INTERNAL TO THE CPU KERNAL. THE WBUS LIKE THE MBUS CANNOT BE DIRECTLY ACCESSED BY THE CONSOLE TERMINAL.
- CMI: THE CPU MEMORY INTERCONNECT BUS IS THE MAJUR CENTRAL BUS. IT IS A TRI-STATE BUS (SOME SIGNALS ARE LOW TRUE AND OTHERS ARE HI TRUE) WHICH PROVIDES THE HIGH SPEED TRANSFER OF DATA BETWEEN CPU, MEMORY, AND DEVICE ADAPTERS (I.E. RH750, Dw750, FP750, DR750, CI750 EIC.).
- NOTE: INDIVIDUAL MODULES AND GATE-ARRAYS MAY HAVE THIER OWN INTERNAL BUS STRUCTURES BUT THEY WILL BE DEALT WITH AS WE ENCOUNTER THEM IN THIS TEXT.





117104 Power System Block Diagram



VAX-11/750 Physical Memory Organization

VMS SHUTDOWN PROCEDURE

TO BRING THE VAX/VMS OPERATING SYSTEM DOWN, ONE MUST HAVE THE PROPER PRIVILEGES. THESE CAN BE HAD BY LOGGING INTO THE SYSTEM MANAGERS ACCOUNT. THE NORMAL FIELD SERVICE ACCOUNT MAY NOT HAVE THE PRIVILEGES TO BRING THE SYSTEM DOWN.

SO LOGOUT FROM THE ACCOUNT YOU ARE IN, IF YOUR IN, AND LOG INTO THE SYSTEM MANAGERS ACCOUNT AS SHOWN BELOW (UNDERLINED).

(OF COURSE IN THE FIELD YOU PROBABLY WILL NOT HAVE THE PASSWORD)

USERNAME: SYSTEM

PASSWORD: MANAGER

NOTE THE PASSWORD IS NOT DISPLAYED.

AFTER YOU HAVE THE "\$" PROMPT, THEN TYPE THE UNDERLINED RESPONSES.

Welcome to VAX/VMS Version VX.X

\$ @SYS\$SYSTEM:SHUTDOWN OR \$ @CSYSEXEJSHUTDOWN

System shutdown command procedure.

23-MAR-1980 09:35:23
How mans minutes until shutdown?: 10 (or whatever)

Reason?: PM (or <CR> if no message is desired)

Do you want to spin down the disks?: YES (or <CR> if not)

Expected uptime? (<CR> if not known):

Enable automatic reboot?:

YOU HAVE NOW STARTED THE SHUTDOWN PROCEDURE. YOU HAVE GIVEN IT TEN MINUTES TO DO THIS, ALSO GIVEN THE REASON AS SYSTEM PM, AND TOLD IT THAT YOU WANTED TO SPIN DOWN THE USER PACKS (NOT THE SYSTEM PACK). THE SYSTEM WILL SEND OUT A WARNING AT PREDETERMINED TIMES. IT WILL STOP ALL QUEUES, LOG EVERYONE OUT AND FINALLY COME UP WITH THE FOLLOWING MESSAGE:

SYSTEM SHUTDOWN COMPLETE - USE CONSOLE TO HALT SYSTEM

NOW YOU CAN TYPE A CONTROL "P" TO GET BACK TO CONSOLE COMMAND LANGUAGE MODE WITH THE PROMPT ">>>>".

L0001 FPA

. FP750

The Floating Point Accelerator (FFA) - An optional high-speed processor extention to the Vax-11/750 CPU. FF750.

A. Purpose:

- To increase the speed at which the Vax-11/750 can execute certain floating point instructions.
 - a. Single-precision floating
 - b. Double-precision floating
 - c. Extended Modulus (EMOD)
 - d. Polynomial (FOLY)
- 2. To enhance the execution of integer multiply instructions
- 3. It will not accelerate execution of grand (G) or huge (H) floating instructions.

B. Characteristics:


- 1. Extended-Hex Module
- 2. 28 gate arrays
- 3. 64-bit fraction data path
- 4. No internal diagnostics
- 5. 80-bit micro-word
- 6. Operates independently of the CPU
 - a. Uses CPU data cache for data fetch
 - b. Uses the CPU Instruction buffer for instruction fetch
 - c. While FPA is executing, the CPU can;
 - 1) Calculate memory addresses
 - 2) Fetch data
 - 3) Prepare to transmit data

4) Store FPA results

- 7. Can operate on numbers from .29 X 10 to 1.7 X 10
- 8. Can operate on signed integers from 2 to 2 -1.
- C. Interfacing to the CPU.
 - 1. M-Bus
 - 2. w-Bus
 - 3. Miscellaneous
 - a. Control store address lines from CCS.
 - b. Exceptions/Interrupts to UBI.
 - c. Clock signals from the DPM.
 - d. Others, to and from all of the above.

THE MICROFICHE LISTINGS FOR ECKABLEXE AND ECKACLEXE GIVE BOARD LAYOUTS AND LOCATIONS OF EACH GATE ARRAY.

	ot) Bht		MO	DULE	*L00	001						,
1	FCC	1	1	FQA	1	1	FEX	1	!	FEX	1	
											5.0	.
											•	
0>	LED (FPA	ENA	RLED)	١							
										610		
			1	FFA	1	1	FCS	1	ī	ero	1	
	٠		1	CLA		<u> </u>	FCS			F4R		
			1	FFA	 !	1	FCS		1	FYR	1	
		,										
			1	FFA	1	1	FIO		1	FIO	1	
				FFA	 I	1	FIO			PIO		
			ı	FFA		1	CLA	1	1	FIO	1	
				ee a			F.T.O.	_i		ero.		
				FFA			F10			FIO		



FPA I/O CPU SIGNAL INTERFACE

*** CAUTION ***

THE LOOO1 MODULE, AS ALL 11/750 MODULES,
CONTAINS ELECTROSTATIC DISCHARGE SENSTIVE DEVICES (ESDS).
THE USE OF THE VELOSTAT KIT IS ESSENTIAL
TO PREVENT DAMAGE WHICH MAY NOT
BECOME IMMEDIATELY APPARENT.
(VELOSTAT KIT NUMBER A2-W0299-10)

- 1) Run system shutdown or the equivalent (@SYSSSYSTEM:SHUTDOWN)
- 2) Verify that the hardware revision level is Rev 3 or higher, and microcode revision level is equal to or greater that 94 decimal (step 4).
- 3) The FP750 will only work correctly in 11/750 systems that contains MINIMUM CPU Microcode revision 94. To verify revision level of the 11/750 system examine the System IDENTIFICATION Register (SID).
- 4) Place the keyswitch to the LOCAL position, HALT system (^P) and type the following:

>>>E/I 3E

XX = 03 L0011 controller/old backplane
XX = 30 L0011 controller/old backplane/SID switch
XX = 38 L0016 controller/new backplane/SID switch

NJIE: VAX750-R-003 FCO (REV 94 Micro code) is a prerequisite before the installation of a FP750 option. This FCO consists of rework to the L0004 UBI module and replacement of the L0005 CCS module, this will bring both modules (CCS and UBI) to REV "H".

This FCO can be ordered using E0-01128-01 number.

- *** DO NOT INSTALL THE LOGO1 MODULE WITHOUT PROPER MICROCODE LEVEL ***
 - 5) Place the frontpanel Action on Power Switch to the MALT position, and remove power from the system.
 - 6) Unpack the VeloStat tool from its container, open package, and attach the 15' pot ground cord to the VeloStat snap fastener, which attached to the wrist strap. Attach the end with the alligator clip to a reliable electrical ground on the 11/750 system.
 - 7) Install the L0001 FPA module in slot #i of the CMI backplane. If the RDM or DM L0006 module is not already resident in the CPU, install it in slot #6, move the console and TU58 cables from the left side to the right side of slot #6 on the processor backplane (looking at the back of the processer).
 - 8) Reapply primary power by turning the keyswitch to local position, on the console panel. The system will come up in the HALT state, with the console prompt >>>.
 - 9) Test the FPA's ON/OFF (enable/disable) capability by using the following console commands:

>>> D/I 28 0

(print out) 00000028 00000000

Depositing 0 to IPR# 28 disables FPA (GREEN LED will not be lit)

>>> D/I 28 8000 >>> E/I 28

(print out) 00000028 00000001

Depositing 9000 to IPR# 28 enables FPA (GREEN LED will be lit)

NDTE: FP750 uses the Accelerator Status/Control register IPR #28

The following diagram describes the bit position of the Accelerator Control/Status Register (ACCS)

31	24 23	16 15	8 7	0
		0 0 0 0 X 0 0 0		
Error	1	1		
Reserved Operand Chable Accelerato Accelerator Type	,			- 1

Bit <15> - FPA Enable (WO)

Bit <7:0> - Accelerator Type

0 = No accelerator (or disabled FPA)
1 = Enabled FPA
2-255 = reserved

Note: ACCS <15> always reads as 0. In order to determine if an 11/750 has an FPA you must first write a 1 to ACCS <15> then read ACCS <0>. If it reads 0 there is no FPA present, if it reads back as an 1 there is an FPA and it is now Enabled.

prostic Acceptance

The VAX Architectural and Floating Point Instruction Exercisers are used to verify the integrity of the FP750 option. These instruction exercisers will run under the Diagnostic Supervisor stand-alone or on-line, but to properly test the FP750 they should be run stand-alone. (In on-line mode, they cannot disable and enable the FP750). The enhanced DPM micro diagnostic is used to verify the logic which interfaces the FP750 from the DPM module of the 11/750 processor.

Version V07.2 or greater of the ECKAB DPM micro diagnostic will verify some of the CPU-FPA interface logic. Verification of this interface logic, which is resident in the DPM module of the CPU and is not activated until the FPA is enabled, is tested under test D2-DC of this diagnostic. These test are listed below:

D2	The FPA Enable/Disable Function
D3	FPA Stall/Wait Test
D4	MBUS/WBUS Interface Test
D 5	FPA Reserved Operand Trap Test
D6	FPA Trap Logic Test
D7	Condition Code Test (1 of 4)
D8	Condition Code Test (2 of 4)
D9	Condition Code Test (3 of 4)
DA	Condition Code Test (4 of 4)
DB.	FPA Copy to Condition Codes
DC	FPA Copy of the FU Bit

10) Boot Diagnostic Supervisor (ECSAA) and attach the processor.

>>> B/10 [device]
DS> ATT KA750 CMI KA0 NO NO YES 0 1

(Accelator type)
--- (1=FPA 0=No FPA)

DS> SELect ALL DS> SET TRace

11) Run EVKAB

The ARCHITECTURAL instruction exerciser will run first with the FP750 disabled (Green LED on the L0001 Module will not be lit). When this first pass has completed successfully, another pass with the FP750 enabled will be performed.

12) Run EVKAC

The FLOATING POINT instruction exerciser like EVKAB, will also run with the FP750 disabled on the first pass. Again after when successful completion, the FP750 is enabled and tested.

If a failure occurs when running either EVKAB or EVKAC, run ECKAB (DPM micro diagnostic) to verify the integrity of the interface logic on the DPM module. If the failure is not detected when running ECKAB, replace the L0001 module and rerun EVKAB, EVKAC, and ECKAB.

13) Run ECKAB

Run DPM micro diagnostic to verify the interface logic

*D (go to RDM console control mode)

RDM> (get RDM Prompt;install TU58 tape)

RD*> TE (start test)

- 14) Error Free Passes of EVKAB, EVKAC and ECKAB indicate verification is complete (diagnostic runtime is about 45 minutes).
- 15) If RDM is to be removed, power down system, remove L0006 module, replace Console and TUS8 cables to their original positions.
- 16) Dis-connect the VelaStat tool and repack it in the kit container.
- 17) Power up system.
- 18) Pootstrap customer's operating software.

L0002 DPM

SLOT 2). THE DATA PATHS (ODDILE (OPM) #60002

IT HOUSES THE GENERAL PURPOSE REGISTERS (GPR'S), INTERNAL PRIVILEGED REGISTERS (IPR'S), MTEMP AND RTEMP MICROCODED REGISTERS, ARITHMETIC LOGIC UNIT (ALU), ROTATOR LOGIC, Q AND D REGISTERS, P AND S LATCHES, SYSTEM CLOCKS, MICROSEQUENCER, IR DECODE ROMS.

THE DPM IS CONNECTED TO THE W BUS AND M BUS. (THE MICROSEQUENCER IS CONNECTED TO THE CCS OF COURSE)

NOTE:

THERE IS NO PARITY CHECKING AT ALL ON THE DPM MODULE.
OTHER THAN CONTROL STORE MICROCODE PARITY WHICH IS LATCHED ON THE MIC, UBI, DPM, AND CCS MODULES AND CHECKED ON THE DPM.

THE MICRODIAGNOSTIC ECKAB. EXE TAPE #1 WILL TEST THE CPH.

GATEARRAYS: ALP, AUK, CCC, CLA, IRD, MSG, PHB, SAC, SPA, SRK, SPM, TOK

GATE-ARRAY MAGIC BOOK PICTURE SYMBOLOGY


X:X = COMPLETE RANGE OF BITS CONTAINED IN EACH CHIP

N = NOT APPLICABLE IN THIS CHIP

<> = BI-DIRECTIONAL (MAJOR BUS)

o = INVERTED

	(10)	 >)										
	THE	DPM	MO	DULE	#60	00	2			1	PINS>	>>>
						,					- , v	• ·
: !							#SG					
				2000 								•
! !			1	CCC		1	SAC	1				
	SPA			SRK	1		IRD					•
! ! !	TOK		1	CLA		1	ALK	1				
‡ {			1	ALP1		1	AL/P5					!
i												!
 	•		 	ALP2			ALP6					
1			1	ALP3		ı	ALP7	1				
1 		*										
1				ALP4			ALPS					
	SRM	1	1	SRM2	1		SPM3	1	1	SRV4		
								- 				,



Data Path Block Diagram

ALP: ARITHMETIC LOGIC PROCESSOP(ALU)

CONTAINS LOGIC TO PERFORM 1094 ARITHMETIC AND LOGICAL FUNCTIONS. ALSO CONTAINS A "SECOND LEVEL" SHIFTER FOR USE WITH THE SUPER ROTATOR MULTIPLEXER. (SEE SRK AND SRM CHIPS)

3 CHIPS:	CHIP	BIT SLICE
	ALP t	<3-0>
PART NUMBER	ALP 2	<7-4>
19-14682	ALP 3	<11-3>
	ALP 4	<15 - 12>
	ALP 5	<19-16>
	ALP 6	<23-20>
	ALP 7	<27-24>
	ALP 8	<31-29>

BEST DIAGNOSTICS: OPM MICRO'S ECKABLEXE

MODULE: DPM GATE ARRAY: ALP (1 THROUGH 8)

BUS DEFINITIONS: SB = SBUS (SUPER ROTATOR BUS INTERNAL TO DPM ONLY)

USED TO TRANSFER INTERNAL ROTATOR DATA BETWEEN
FIRST AND SECOND LEVEL SHIFTERS.

RB = RBUS (ROTATOR BUS INTERNAL TO DPM ONLY)
USED TO TRANSFER DATA FROM SCRATCH PAD REGISTERS
(EXCLUDING MTEMPS) TO ALU.

MB = MBUS (MEMORY BUS. SEE MAJOR BUS DEFINITIONS PAGE)
WB = WBUS (WRITE BUS. SEE MAJOR BUS DEFINITIONS PAGE)

TERM DEFINITIONS: MMUXZ = W BUS MULTIPLEXER EQUAL TO ZERO

```
ALP
                                               N.N.EXT_DATA, EXT_DATA, EXT_DATA
                                        --o_49_EXT_DATA,EXT_DATA,EXT_DATA
 SB(2,6,10,14,18,22,26,30)--1----
 Q (0,3,7,11,15,19,23,27)--2-01 0
                                         10_47_SHF 1
 SB (1,5,9,13,17,21,25,29)--3--1
                                         1_46_SB (6,10,14,19,22,26,30,34)
                    QD CLK__4_01
                                         1-45-SB (3,7,11,15,19,23,27,31)
                                         10-44-5HF 0
    GENERATE CARRY (G X:X)__5_0|
                                         1 = 43 = 56 (5,9,13,17,21,25,29,33)
ALUC(0,3,7,11,15,19,23,27)__6_0[
                                         1-42-SB (4,8,12,15,20,24,28,32)
      (N,7,N,15,N,N,N,31)__7__|
    ٧
                                         1 = 41 = 53 (0,4,8,12,16,20,24,28)
    A (3,7,11,15,19,23,27)=8=01
                                         10-40-0 (3,7,11,15,19,23,27,31)
   PROPAGATE CARRY (P X:X) __ 9_01
                                         10-39-RB (3,7,11,15,19,23,27,31)
 WB(3,7,11,15,19,23,27,31)_10<>!
                                         I__38_GROUND
 *B (1,5,9,13,17,21,25,29)=11<>1
                        VG4_12__|
                                         10_37_RB (2.6.10.14.13.22.26.36)
                                         10-36-RB (1,5,9,13,17,21,25,29)
                        VCC_13__1
                                         1__35_GRUUND
 wB(2,6,10,14,19,22,26,30)_14<>!
                                         10_34_DP PHASE
 #B (0,4,8,12,16,20,24,28)_15<>|
                                         10-33-Rb (0,4,8,12,15,20,24,28)
  A (0,3,7,11,15,19,23,27)_16_0|
           ALPCTL 2 (GPC2)_17__1
                                         10_32_58 (2,6,10,14,13,22,26,30)
           ALK OP 4 (CPC4)-13--1
                                         10_31_#B (3,7,11,15,13,23,27,31)
                                         10_30_M6 (0,4,3,12,16,20,24,28)
           ALK OP 5 (OPC5)_19__1
                                         1__29_ALPCTL 9 (JPC9)
           ALPCTL 3 (OPC3)_20__1
                                         10-28-36 (1,5,9,13,17,21,25,29)
  WMUXZ 3(0,0,1,1,2,2,3,3)_21__!
                                         1--27-ALPCTL 7 (JPC7)
           ALK OP 6 (OPC6)_22____
                                          1__26_AUPCTL 8 (DPC3)
           ALK OP 0 (GPC0)_23__1
                                         10_25_+3VNUM,+3VNOM,X(9:15)EN,
           ALK OP 1 (OPC1)_24__1
                                    ()
                                                X(8:15)ET, DSIZE1, DSIZE1, DSIZE1,
                                                USIZEI
```

ALK: ARITHMETIC LOGIC CONTROL

CONTROLS THE ALP FUNCTIONS BY DECODING MICROCOLE INPUTS AND GENERATING THE CONTROL SIGNALS.

PART NUMBER 19-14689

BEST DIAGNOSTICS: DP# MICRO'S ECKAB.EXE

MODULE: DPM

GATE ARRAY: ALK

TERM DEFINITIONS: (SIO) = SHIFT IN/OUT

```
ALK
      Q (SIO) 7_1_0-----0_48_Q (SIO) 0
      ALU SIO 0__2_0! o
                             1<>47_#B 31
      ALU SIO 31-3-01
                             1<>46_WB 30
       ALPCTU 0_4_1
                             10-45-Q (SIO) 15
       AUPCTL 1__5__I
                             10-44-Q (SIO) 31
       ALPCTL 6__6__!
                             1-43-ALPCTL 3
          ROT 3__7__1
                             1--42-ALK OP 0
          ROT 4-8-1
                             1--41-C 31
          ROT 2-9-1
                             1-40-ALPCTL 4
  DOUBLE ENABLE_10__!
                             1-39-BCD
                             i--38_GROUND
           PSLC_11__!
            VGA_12__|
                             1-37-ALPCTL 5
            VCC_13__I
                             1-36-ALPCTL 2
       ALK OP 6_14__|
                             I__35_GROUND
          ROT 0_15__1
                             1--34-ALPCTL 3
       ALK OP 5_16__|
                             10_33_LONG LITERAL
          ROT 1_17__1
                             1--32-SPW 1
         QD CLK_18_01
                             1--31-D SIZE 0
          ROT 5-19-1
                             1--30-SP# 0
       ALPCTL 7_20__1
                             1__29_SPW8 ENABLE (SYTE)
CARRY DUT (COUT)_21_0|
                             1__28_SPWL ENABLE (LONGWORL)
       ALPCTL 9-22-1
                             I-27-SPWW ENABLE (WORD)
       ALK OP 4-23-1
                             1-26-D SIZE 1
       ALK OP 1_24__! () | 10_25_(BYTE) X(3:15)EN
```

CCC: CONDITION CODE CHIP

CONTAINS PSL(PSW) BITS <C,V,Z,N,IV,FU,DV>

CONTROLS THE SETTING OF ALL CONDITION CODES FOR VAX NATIVE AND COMPATABILITY MODE INSTRUCTIONS AT THE REQUEST OF THE MICROCODE.
WORKS IN CONJUNCTION WITH THE ALU.

PART NUMBER: 19-14684

BEST DIAGNOSTICS: DPM MICRO'S ECKAB.EXE MIC MICRO'S ECKAC.EXE

MODULE: DPM

GATE ARRAY: CCC

TERM DEFINITIONS: CCBR = CONDITION CODE BRANCH

CCC								
D SIZE 010_49_FPA PRESENT	r .							
D SIZE 1-2-1 0 1<>47-WB 15								
WMUX Z BO (BYTE) 3 46_ALUV 31								
IR 6-4-1 1-45-ALUV 7								
IR 45 144_ALUV 15								
IR 761	(BYTE)							
IR 571 10_42_AGUC 31								
IR 38I								
IR 291 10_40_ALUC 07								
IR 1_101								
IR 0_11 138_GROUND								
VGA_121	(3YTE)							
VCC_13 <>36_WB 7								
FPA Z_14_01								
ARITHHETIC TRAP_15_o! !<>34_WB 5								
FPA V_16_0 1_33_CCBR 1								
PSLC_17 <>32_WB 6	(DVMC)							
CCBR 0_18!	(SITE)							
PROC INIT_19_0 (<>30_WB 4 BUFF B CLK_20								
WB 3_22<>								
#B 2_24<> () 1_25_D CLK EN								
40 4044771 () 1004000 CON CON								

CLA: CARRY LOOK AHEAD

LOOKS AT ALP CHIPS (P AND G SIGNALS) TO GENERATE AND/OR PROPAGATE CARRIES, AS WELL AS DEALING WITH THE STATE OF THE MOST SIGNIFICANT BITS OF EACH DATA TYPE TO AID THE CCC CHIP WITH DETERMINATION OF POSITIVE OR VEGATIVE CHARACTERISTICS.

PART NUMBER: 19-14686

BEST DIAGNOSTICS: DPM MICRO'S ECKAB.EXE

MODULE: DPM

GATE ARRAY: CLA

TERM DEFINITIONS: BCD = BINARY CODED DECIMAL ALUC = ALU CARRY BITS

		CLA		
G	(12:15)1_0		48_QD CLK	
	NON BCD2	0	1-47-LONG LIT	
ALUC	23 (C6)3_o1		1-46-+3V NO4	
P	(12:15)4_0		lo_45_LITREG CLK	
	(04:07)5_0		lo_44_G (31:28)	
ALUC	0 (00)6-01		10_43_P (23:20)	
	N71		10_42_SCD FROM ALK	
	1-81		10_41_P (19:16)	
,	N91		10-40-ALUC 07 (C2)	
ALUC	31 _10_01		lo_39_P (31:28)	
G	(03:00)_11_0!		10_38_GROUND	
	VGA_12_0		10_37_ALUC 15 (C4)	
	VCC_13_01		lo_36_G (11:08)	
	(31:28)_14_0		10_35_GROUND	
ALUC	31 _15_01		lo_34_G (19:16)	
G	(23:20)_16_0		lo_33_P (03:00)	
G	(15:12)_17_0		lo_32_P (27:24)	
P	$(11:09)_{-18}_{-01}$		10_31_G (07:04)	
G	(27:24)_19_0		10_30_P (07:04)	
ALUC	27 (C7)_20_01		10_29_G (03:00)	
G	(11:08)_21_01		lo_28_G (23:20)	
G	(27:24)_22_01		10_27_CARRY IN FROM	ALK
ALUC	19 (C5)_23_01		10_26_ALUC 03 (C1)	
G	(19:16)_24_01	()	10_25_ALUC 11 (C3)	

IRD: INSTRUCTION REGISTER DECODE CHIP

RECEIVES INSTRUCTION STREAM DATA FROM THE EXECUTION BUFFEPS, HELPS DECODE THE OP CODE AND 1st OPERAND SPECIFIER, AND ASSISTS THE IRD1 DECODE ROMS IN GENERATING THE PROPER MICROCODE ADDRESS FOR EACH INSTRUCTION AND ADDRESSING MODE. OP CODES ARE LATCHED IN IRD UNTIL HEXT IRD1 TIME.

PART NUMBER: 19-14696

BEST DIAGNOSTICS: DPM MICRO'S ECKAB.EXE

MODULE: DPM GATE ARRAY: IRD

```
IRD
                 XBUF 00__1____48_(IRO ROM) IR 00
                 XBUF 04-2-1 0
                                   I<>47_XBUF 11
                                    1<>46_X8UF 09
                 XBUF 01-3-1
                 XBUF 10--4<>|
                                    1__45_WCTRL 2
                                    1_44_DISP ISIZE 1
          (IRD ROM) IR 01-5-1
          (IRD ROM) IR 06__6__|
                                   1__43_XBUF 03
                                   1__42_XBUF 06
          (IRD ROM) IR 07__7__1
                                    1-41-IRD RNUM 2
                 XBUF 02-8-!
                                   1__40_IRD RNUM 1
          (IRD ROM) IR 05__9__!
                                   1__39_(IRD RD4)IR 03
          (IRD ROM) IR 02-10-1
                 X3UF 09_11<>1
                                    1__38_GROUND
                                    1__37_IRD RNUM 0
                     VGA_12__|
                     VCC_13__1
                                    1__36_IRD RNUM 3
          (IRD ROM) IR 04_14__1
                                    1__35_GROUND
                                    1__34_IRD ACTL )
 (REGISTER MODE) DST RMODE_15__|
                                    I<>33_XBUF 14
COMPATABILITY MODE) PSL CM_16__1
                                    1_32_BUF A CLK
                 XBUF 05_17__1
                                    |__31_IRD ADD CTL 1
              LOAD OSR A_18_01
                 XBUF 15_19<>1
                                    1-30-IRD CONTROL
                 XBUF 12_20<>1
                                     10-29-CSAD 03
            DISP ISIZE 0_21__!
                                     10_23_CSAD 00
                                    1__27_REGISTER 400E
                 XBUF 13-22<>1
                 LOAD IR-23-01
                                    10_26_CSAD 01
                 XSUF 07-24-1 () 10-25-CSAD 02
```

MSQ: MICRO SEQUENCER

SEQUENCES THE MICROCODE, FORMS LOW 6 BITS OF CONTROL STURE ADDRESS, CONNECTED TO THE MICRO STACK AND NEXT FIELD LATCHES.

PART NUMBER: 19-14695

BEST DIAGNOSTICS: DPM MICRO'S ECKAB.EXE

MODULE: DPM

GATE ARRAY: MSQ

```
MSQ
         LIT 1-1-----48_DISABLE 4I NEXT
     LOAD DSR A__2_of o
                             1__47_BUF 8 CLK
BUT CTRL CODE A__3__!
                             10_46_DO SERVICE
          BUT 2_4_1
                             10_45_MSEQ INIT (VEGATION OF DOLO)
          BUT 0-5-1
                             1__44_BUF Y CLK
         SUT 1__6__!
                             1__43_STK 5
         LIT 0-7-1
                             10_42_0SIN (FROM OS ROM INH)
       FPA WAIT_8_01
                             10_41_ZERO HI MEXT
   USTK ADDR 3__9__1
                             10-40_MICRO ADDRESS INHIBIT
   USTK ADDR 1_10__1
                             10_39_ENABLE IRD ROA H
   USTK ADDR 2_11__|
                             1__38_GRCUND
           VGA_12__I
                             10-37-USTK OUTPUT ENABLE
           VCC_13__1
                             1__36_JSR
   USTK ADDR 0_14__I
                             1_35_GROUND
     IRD CTR 1-15-1
                             10_34_CSA0 5 (AOC)
      IRD CTR 2_16__1
                             1--33-NXT 5
          STK 0_17__|
                             1--32-MXT 4
          STK 1_18__|
                             10_31_CSAD 4 (ADC)
          NXT 1-19-1
                             1-30-STK 3
  .CSAD 0 (ADC)_20_01
                             1__29_STK 4
  CSAD 1 (ADC)_21_0|
                             1--28-NXT 3
          STK 2-22-1
                             10_27_CSAD 3 (ADC)
          NXT 2_23__!
                             1-26-ENABLE VICRO VECTOR
          NXT 0224_1
                        ()
                            10_25_CSAD 2 (ADC)
```

- 1). STRAIGHT THROUGH NEXT FIELD ADDRESSING (NO MEDIFICATIONS)
- 2). BRANCHING ON BUT CONDITIONS IN HARDWARE
- 3). PERFORMING MICRO VECTOR OPERATIONS
- 4). JUMPS TO AND PETURNS FROM MICRO SUBROUTIVES
- 5). INSTRUCTION DECODE

M	S	Q

	\
NEXT .	TO CCS
FIELD .	MCDULE
	/
1 % 1111	
I 10 10 1 1 1 1 1 1 1	
1 C' 111	MICRO VECTOR CODES
I R	
0 B 1)0+	1 X < SAC CHIP
I'	MACEU TRAPS
I T	I
1 V S	2 X < SAC AND
E 2 0+	UIR CHIPS
1 C'	I MICRO TRAPS
1 T	3 X < UTR AND
1 0 13) 0	INT CHIPS
1 R	INTERUPTS
ZERO HI NEXT>	MSQ CHIP
••	•
	FIELD M

PHB: PRACTICALLY HALF BUTS

CONTAINS PSL BITS <CM, TP, FPD>, STEP COUNTER, STATUS FLAGS, AND ABOUT HALF THE LOGIC TO PERFORM (BUT) BRANCH AN MICECTEST MICRO-ORDERS.

PART NUMBER: 19-14703

BEST DIAGNOSTICS: DPM MICRO'S ECKABLEXE

MODULE: DPM

GATE ARRAY: PHB

TERM DEFINITIONS: PHB GOOD SAM = GOOD SAMARITAN BUS

```
PHB
D CLK ENABLE H__1_0-----0_48_CSAD 1
       CSAD 0__2_01 o
                           1-47-MISC CIL 0
         WB 00__3<>1
                           10_46_LOAD IR
             N__4__1
                           10-45-BUF M CLK
      PSL FPD__5_1
                            1-44-PHB GOOD SAM 1
        WB 03-6<>1
                            1<>43_WB U4
     INTERUPT__7__I
                           1-42-PHB GOOD SAY 2
       CSAD 3__8_01
                            1-41-PHB GOOD SAM 0
       CSAD 2-9-01
                            1<>40-48 27
   DO SERVICE_10_01
                            1<>39_#5 31
                            1__38_GROUND
        WB 01_11<>1
          VGA_12__|
                            1--37-PSL TP
          VCC_13__1
                            1<>36_WB 30
        W8 02_14<>1
                           1__35_GROUND
 DISABLE CSAD_15__|
                           1-34-PSL CM (COMPATABILITY MODE)
        BUT 0_16__1
                           10_33_CSAD 04
        BUT 1-17--1
                           1-32-IRD LOAD RNUM
 LONG LITERAL_18_01
                           1-31-IRD ADDR CTL 0
        BUT 4_19__!
                           10_30_LOAD OSR A
        BUT 5_20__!
                           1-29-IRD ADDR CTL 0
        BUT 2_21__|
                            1-29-MISC CTL 3
        BUT 3_22__1
                           1--27-MISC CTL 1
        VB 05-23<>i
                           1-25-MISC CTL 4
       CSAD 5-24-01
                      ()
                           1-25-MISC CTL 2
```

SERVICE ARBITRATION AND CLOCKS $oldsymbol{3}$ $oldsymbol{1}$

CONTAINS THE IRD COUNTER (WHICH IS USED PRIMARILY TO TRACK THE NUMBER OF BYTES OF ISTREAM DATA THAT HAS BEEN EXECUTED), SERVICE ARBITRATION REFERS TO THE PRIORITIZING OF TRAPS AND MICROTRAPS, AND FINALLY THE SAC CHIP CREATES ALL SYSTEM CLOCKS. (BASE,B,QD,M,PHASE) FROM THE OSCILLATOR INPUT (B27-B28 ON BACKPLANE), SAC ALSO HAS CONNECTIONS TO THE RDM MODULE TO HANDLE CLOCKING CONTROL AND DISABLES THE CCS BOARD FROM DRIVING THE MICRO ADDRESSES DURING MICRO DIAGNOSTIC EXECUTION. THE SAC CHIP ALSO MONITORS THE FIRST CS PARITY ERROR (DETECTED BY THE ACV CHIP ON THE MIC MODULE), LOOKING FOR ANOTHER ONE BEFORE THE FIRST IS DONE WITH IT'S MICRO-TRAP (IN WHICH CASE IT WILL IMMEDIATELY HALT THE CLOCK.

BASE CLOCK = 160 NS 6.25 MHZ RUNS CONSTANTLY

B CLOCK = 160 NS 6.25 MHZ BASIC SYNCHRONIZED CLOCK
USED THROUGHOUT THE CPU AND CMI.

M CLOCK = 320 NS CAN BE EXTENDED WITH THE CLKX BIT OF MICROCODE TO 480 NS THIS CLOCK IS THE MAIN MICROSEQUENCER CLOCK USED TO STROBE MICROCODE FROM CCS.

PHASE CLOCK= SPLITS THE M CLOCK INTO TWO HALFS. PHASE IS HIGH DURING THE FIRST 160 NS DURING WHICH TIME ALL READS OCCUR, THE PHASE IS LOW DURING THE SECOND 160 NS WHEN ALL WRITES OCCUR. THE PHASE CLOCK IS ALSO EXTENDED WITH THE CLKX BIT.

QD CLOCK = FOLLOWS M CLOCK, IT IS USED TO CLOCK THE Q (QUOTIENT) AND D (DIVIDEND) REGISTERS INTERNAL TO THE ALU SECTION OF THE DPM MODULE.

PART NUMBER: 19-14691

BEST DIAGNOSTICS: ALL MICRO'S DPM MICRO'S

MODULE: DPM GATE ARRAY: SAC

SAC

```
CONSOLE HALT__1_o-----__48_CLKX (CLOCK EXTEND)
    :o_46_ARITHMETIC TRAP
                         N__3_o:
                                       :o_45_FFA STALL
                     PHASE__4__!
MEM STALL_5_:

SETC__6_:

BASE CLOCK__7_:

CRO ADDR INHIBIT(FROM RDM)__8_:
                                       :o_44_FPA WAIT
                                       :__43_TIMER SERVICE
                                       10_42_CSAD 1
                                    |o_42_CSAD 1
|o_41_CSAD 0
|o_40_CSAD 2
|o_39_INTERUPT PENDING
|__38_GROUND
           CS PARITY ERROR__9__
SL CM (COMPATABILITY MODE)_10__;
         HALT(STOPS B CLK)_11_0;
                                        lo_37_PSL TP H
                       VGA_12__!
                                        lo_36_LOAD OSR
l__35_GROUND
                       VCC_13__!
                MICRO TRAF_14_0:
                                        :o_34_DO SERVICE
                 IRD CTR 1_15__;
                                        |__33_ENABLE MICRO VECTOR
                     BUT 0_16__;
                     BUT 2_17__!
                                        :__32_DOUBLE ENABLE
                                        :__31_QD CLK ENABLE
                     BUT 1_18__!
                                        :o_30_LATCH MICRO TRAP
           BUT CTRL CODE A_19__:
                                        | | O_29_GEN DEST INHIBIE
                 BUF M CLK_20__;
                                        :__28_M CLK ENABLE
                 IRD CTR 0_21__;
                                        1__27_D CLK EMABLE
                 TRD CTR 2_22__!
                                         : 124LCLK CTRL 9 (FPOM RDA)
      MICRO SEQUENCER INIT_23_01
         INSTRUCTION FETCHL24LL! () (LLC5LCLK STRL L (FROM RUM)
```

SPA: SCRATCH PAD ADDRESSING CHIP

THE SPA CUNTROLS THE ADDRESSING OF THE 64 SCRAICHPAD REGISTERS AND IT CONTROLS THE REGISTER BACKUP STACK (BACKS UP UP TO 6 GPR REGISTERS), CONTAINS LOGIC TO KEEP TRACK OF THE AUIC-INCREMENTING/DECREMENTING OF THE GPR'S, DEVELOPS IT'S OWN STATUS BITS AND ENABLE SIGNALS FOR THE VARIOUS REGISTERS.

PART NUMBER: 19-14690

BEST DIAGNOSTICS: DPM MICRO'S ECKABLEXE

MODULE: DPM

GATE ARRAY: SPA

TERM DEFINITIONS: MSPA = MTEMP SCRATCHPAD ADDRESS

RSPA = RIEMP SCRATCHPAD ADDRESS

RNUM = REGISTER NUMBER &US (FROM RNUM REGISTER)

```
SPA
                  IRD RNUM 1__1____48_IRD RNUM 3
                    D SIZE 0__2_1 o
                                         1-47-IRO RNUM 2
IRD LOAD RHUM (LOAD REGISTER)__3__!
                                          1<>46_W8 02
                D CLK ENABLE__4__I
                                          1<>45_#8 03
                      MSRC 3__5__!
                                          1-44-IRD RNU4 0
                   BUF M CLK__5_01
                                          1<>43_#B 00
                       PHASE__7__1
                                          1<>42_WB 01
                      MSRC 2__8__!
                                         I--41_SPA STO (STATUS)
                      MSRC 1__9__|
                                         I-40_SPA ST1 (STATUS)
                      ASRC 0_10__1
                                         1__39_D SIZE 1
                      MSRC 4-11-1
                                         1--38-GROUVD
                         VGA_12__|
                                          1-37-INSTR FETCH
                         VCC_13__1
                                          1-36_RCS GPR (ENABLE) (RSRC/=GPR)
                      RSPA 1_14__!
                                          1__35_GROUND
                      MSPA 1-15-1
                                          1__34_RSRC 1
                      HSPA 2_16__1
                                          10_33_LITREG EVABLE
                      RSPA 2_17__I
                                          1--32-RSRC 3
 MCS TEMP (ENABLE) (MSRC/=TMP)_18_0|
                                          1-31-DSI RMODE (DEST. IS REG. MODE)
                      RSPA 0_19__1
                                         1__30_RSRC 4
                      MSPA 0_20__|
                                         1__29_RSRC 5
                      RSPA 3-21-1
                                         1__28_LIT 0
                      MSPA 3_22__!
                                          1__27_RSRC 0
                      RSRC 2-23-1
                                          10-26-RCS IPR (ENABLE)(RSRC/=IPR)
                        SPWM_24_01
                                     ()
                                          10_25_RCS TMP (ENABLE)(RSPC/=TMP)
```

REGISTERS FALL INTO TWO CATEGORIES RTEMPS AND MIEMPS. THE DEFINITION OF THESE CATEGORIES IS AS FOLLOWS:

	+-				+		
	ŧ	M	TEM	PS	i>	М	გშვ
	+=				+		
w eus							
	+-				+		
/	1	R	TEM	PS	1		
	ı	(GPR "	S)	>	R	8US
	ı		IPR"	S)	1		
	1	(RTEM	P)	1		
	+-				+		

M TEMP'S = M BUS TEMPORARY REGISTERS USED BY THE MICROCODE FOR TEMPORARY STORAGE OF DATA.

(CAN ONLY BE ACCESSED BY MICROCODE OR MICRO-MONITOR)

R TEMP'S = CONSIST'S OF ALL REGISTERS THAT FEED THE R BUS;

R BUS TEMPORARY REGISTERS (MICROCODE OR MICROMONITOR)

GPR'S 16 GENERAL PURPOSE REGISTERS

IPR'S INTERNAL PRIVILEGED REGISTERS (TEMPORARY HOLDING
POINT FOR DATA DESTINED FOR MEMSCR'S

NOTE: RTEMP AND MIEMP 0-7 ARE DUAL PORTED TOGETHER. EX. WRITING RIEMP 5 ALSO WRITES MIEMP 5 READS STILL ONLY AFFECT ONE OF THEM CONTROLS SUPER ROTATOR MULTIPLEXER OPERATIONS. LOOKS AT BUT FIELD OF MICROCODE AND TELLS THE SRM CHIPS MHAT TO DO. S AND P LATCHES (SIZE AND POSITION) ARE CONTAINED IN THIS CHIP. NOTE: THE SRK CHIP CONTROLS THE SRM CHIP FUNCTIONS VIA A COMPLEX ARRAY OF SIGNALS CALLED PRI (PRIMARY), SEC (SECONDARY), AND SHF (SHIFT). THESE SIGNALS AND MALFUNCTIONS OF THESE SIGNALS CAN BE QUITE CONFUSING AND ARE BEST DIAGNOSED USING THE MICRODIAGNOSTICS.

PART NUMBER: 19-14688

BEST DIAGNOSTICS: DPM MICRO'S ECKABLEXE

MODULE: DPM

GATE ARRAY: SRK

```
SRK
                       ROT 3_1____43_ROT 2
                       ROT 0__2__ | 0
                                          10_47_(PRIMARY_FUNCTION)PRI 1
                       ROT 5-3-1
                                          1--46-RCT 1
    (SECONDARY_FUNCTION)SEC 3_4_0|
                                          10_45_(SECONDARY_FUNCTION)SEC 4
                     DSIZE 0__5__!
                                          10_44_(SECONDARY_FUNCTION)SEC 5
                     DSIZE 1__5__!
                                         10_43_(SECONDARY_FUNCTION)SEC 2
      (PRIMARY_FUNCTION)PRI 0__7_0|
                                         10_42_(SECONDARY_FUNCTION)SEC 0
                WHUXZ BYTE 1_8_1
                                          10_41_(SECONDARY_FUNCTION)SEC 1
                       ROT 4-9-1
                                          10_40_QD CLK
                WMUXZ SYTE 0_10__|
                                          10_39_SHF 2(TO SRM 1ST LEVEL SHIFT)
SHF 1(TO ALP 2ND LEVEL SHIFT)_11_01
                                         1__38_GROUND
                         VGA_12__I
                                         I__37_SRK ST1 (STATUS)
                         VCC_13__!
                                         I__36_SRK STO (STATUS)
                WMUXZ BYTE 3_14__!
                                          I__35_GROUND
                WMUXZ BYTE 2_15__!
                                          10_34_SHF 4(TO SRM 1ST LEVEL SHIFT)
                       VB 05_16<>1
                                          10_33_SHF 3(T) SRM 1ST LEVEL SHIFT)
                       WB 02-17<>1
                                         10_32_SHF O(T) ALP 200 LEVEL SHIFT)
                       MB 07_18<>1
                                         !<>31_SB 04
                       WB 03_19<>1
                                         1<>30_S3 02
                       WB 00_20<>1
                                         1<>29_SB 03
                       WB 06_21<>|
                                          1<>28_SB 01
                       #B 04_22<>1
                                          1<>27_SB 00
                       53 06-23<>1
                                         1<>26_SB 07
                       SB 05_24<>1
                                     () I<>25_WB 01
```

SRM: SUPER ROTATOR MULTIPLEXER

4 CHIPS PERFORM THE 64 FUNCTIONS UNDER SRK CONTROL.
THESE CHIPS CONTAIN A "FIRST LEVEL" SHIFTER WHICH IS
CAPABLE OF TAKING A 64 BIT INPUT FROM ANY COMBINATION
OF THE R BUS, M BUS, OR SHORT LITERAL FIELD OF MICROCODE,
AND SHIFTING ANY MULTIPLE OF FOUR BITS (NIBBLE). THE 35 BIT
OUTPUT FROM THE SHIFTER IS PLACED ON THE SUPER BUS (5 BUS)
AND SENT TO THE ALU SECTION OF THE DPM MODULE WHERE IF DESIRED
IT CAN BE ROTATED FROM 0 TO 3 MORE BITS INSIDE A SECOND LEVEL
SHIFTER (COMPLETE WITH BIT BUCKET) INTERNAL TO THE ALP CHIP'S.
THE OUTPUT OF THIS SECOND LEVEL SHIFTER IS ONCE AGAIN 32 BITS.

CHIP	BITS
SRM 1	0,4,8,12,16,20,24,28,32
SR 1 2	1,5,9,13,17,21,25,29,33
SRM 3	2,6,10,14,18,22,26,30,34
SRM 4	3,7,11,15,19,23,27,31

PART NUMBER: 19-14687

BEST DIAGNOSTICS: DPM MICRO'S ECKAB.EXE

MODULE: DPM GATE ARRAY: SRM (1 THROUGH 4)

```
SRM
                    SdF 2__1_0-----0_48_SEC 5
                                       10-47-+3V NO4, MB 09, MB 10, ME 11
                    SHF 4--2-01 0
                    SHF 3__3_01
                                       10_46_MB 31 L
RSRC 5,SEC 0,SEC 0,SEC 0_4_1
                                       10_45_RB 28,29,30,31
            RSPC 1,2,3,4-5-1
                                       10-44-RB 20,21,22,23
                    SEC 4--6-01
                                        10_43_88 16,17,18,19
                    SEC 3__7_01
                                        10-42-RB 24,25,26,27
                    PRI 1__9_01
                                        10-41-RB 12,13,14,15
  CC 0,CC 1, ISTRM, RSRC 0__9__1
                                        10_40_RB 08,09,10,11
+3V NOM, GRND, GRND, GRND
                                        10-39-R5 00,01,02,03
                        _10_01
+3V NOM, +3V NOM, GRND, GRND_11_0|
                                        I__38_GROUND
                                        10-37-RB 04,05,06,07
                      VGA_12__|
                      VCC_13__I
                                        1-36-DP PHASE
                    PRI 0_14_01
                                        I__35_GROUND
                                        10-34-MB 28,29,30,31
           S3 12,13,14,15_15<>1
           SB 8,9,10,11 _16<>|
                                        10-33-MB 24,25,26,27
                    SEC 1-17-01
                                        10_32_MB 16,17,18,19
                    SEC 2_18_01
                                        10-31-MB 08,09,10,11
                    SEC 0_19_01
                                        10-30-46 12,13,14,15
                         _20<>1
           SE 0,1,2,3
                                        10-29-MB 04,05,06,07
                        _21<>!
           53 4,5,6,7
                                        10-28-46 20,21,22,23
           59 16,17,18,19-22<>1
                                        10-27-MB 00,01,02,03
                                        10-26-Sh 32,33,34,N
           S3 20,21,22,23_23<>1
                                       lo_25_SB 29,29,30,31
           SB 24,25,20,27-24<>1
                                   ()
```

TUK: TIMED OPERATION CONTROL

PROGRAMMABLE INTERVAL CLUCK, 1 MICRO SECOND CLOCK, ABLE TO GENERATE INTERVALS.

PART NUMBER: 19-14694

BEST DIAGNOSTICS: DPM MICRO'S ECKABLEXE

MODULE: DPM

GATE ARRAY: TOK

```
TOK
                       GROUND__1_0_---<>48_W5 12
                         WB 19__2<>1 0
                                            1<>47_WB 15
                         w8 23__3<>|
                                            1<>46_#B 14
                         W3 24__4<>|
                                            1-45-TOK OSC (1 MHZ FROM CCS)
TIMER SERVICE (TRAP TO REFILL)__5__|
                                            1__44_N
                         #B 31__6<>|
                                            I<>43_WB 13
                         #B 18__7<>!
                                            I<>42_wB 11
                         WB 20__8<>1
                                            I<>41_WB 10
                         WB 17--9<>!
                                            I<>40_WB 08
                     PROC INIT_10_01
                                            1<>39_WB 09
                                            1-38-GROUND
                TIMER INTERUPT_11_01
                                            1--37-N
                           VGA_12__|
                           VCC_13__|
                                            1<>36_48 07
                         wa 22_14<>!
                                            I__35_GROUND
                         WB 21_15<>1
                                            1<>34_#B 06
                         #8 16_16<>1
                                            1<>33_W8 05
                     BUF B CLK_17_01
                                            1<>32_wB U4
                             N_18__!
                                            I<>31_wB U2
                             N-19--1
                                            1__30_N
                  D CLK ENABLE_20__1
                                            1<>29_mB 01
                       WCTRL 3_21__|
                                            1<>28_WB 03
                       WCTRL 4-22-1
                                            1<>27_#B 00
                       WCTRL 4-23-1
                                            1-26-WCTRL 2
                       #CTRL 5-24-1
                                       ()
                                            1__25_WCTRL 0
```

L0003 MIC

THE MEMORY INTERCONNECT MODULE IS THE SECOND MAJOR PART OF THE CPU, IT HOUSES THE DATA ROUTING AND ALIGNMENT LOGIC, ADDRESS LOGIC, TRANSLATION BUFFER, DATA CACHE, EXECUTION BUFFERS, SEVERAL PC REGISTERS, VA (VIPTUAL ADDRESS) AND MA (MEMORY ADDRESS) REGISTERS, CMI LATCH, PA (PHYSICAL ADDRESS) MUX, MDR'S (MEMORY DATA REGISTER) AND WDR (WRITE DATA REGISTER)

ALL ADDRESSES AND DATA PASS THROUGH THIS MODULE, IT PROVIDES THE INTERFACE TO AND FROM THE DPM MODULE AND CMI BUS, IT ALSO DETECTS UNIBUS ADDRESSES AND SIGNALS THE UBI MODULE WITH A SIGNAL CALLED "UB REQ H" PIN <C45>.


DATA PARITY, CHECKING AND GENERATING LOGIC FOR BOTH CACHE AND TRANSLATION BUFFERS ARE LOCATED ON THE BOARD.

THE MIC IS CONNECTED TO THE W BUS, MBUS, AND CMI.

THE MICRODIAGNOSTICS ECKAC. EXE TAPE #2, ECKAB. EXE TAPE #1 AND ECKAL. EXE TB AND CACHE DIAGNOSTICS WILL TEST THE MIC MODULE.

GATEARRAYS: ACV, ADD, ADK, CAK, CAK, ADR, PRK, UTR

1														1	ı
i i	(TO	?)													1
: 	THE	MIC	4000	LE	# L 00	2003				. •	PIN	5>>	>>		i
İ															į
1															i
1															1
1															1
İ												-, -			·
!														, -	ļ
1															i
!							i	CAK		1	1 (CMK/	CML	-	1
												• • • •		-	i
i							1	ADI	(1	!	UTF		ı .	į
1												••••		- -	1
1								PR	(1	ACV	•	1 -	 -
!				ADD	1 1	. <u>-</u> -	MDR6		1	ME	R1	 I		1	-
l															1
!	•		1	ADD	2	i	MDRH	1	1	ME)P4	1			į
1	•														1
t 1		,	1	ADD	3		MDR5		1	1 <i>P</i>)R2				(
İ				ADD	4		 MDR7)£3				1
!						-								۱	!
ı														, -	-



ACV: ACCESS VIOLATION CHIP

> CAUSES CS PARITY ERROR MICRO TRAPS, FPA RESERVED OPERANDS, UNALLIGNED DATA, PAGE SOUNDRY VIOLATIONS, AND ACCESS CONTROL VIOLATIONS FROM THE TB. THE ACV WORKS WITH THE UTR CHIP TO HANDLE MICRO-TRAPS. CONTAINS THE MEMORY MANAGEMENT ENABLE LATCH. (IF MEM. MGMNT. IS OFF, THE ACV WILL MOVINGR CS FARITY AND FPA RESERVED OPERANDS ONLY).

PART NUMBER: 19-14699

BEST DIAGNOSTICS: MIC MICRO'S ECKAC. EXE DPM MICRO'S ECKAB.EXE TB + CACHE ECKAL.EXE

MODULE: MIC GATE ARRAY: ACV

```
ACV
                CS BUS 4-1------48-D SIZE 0
                                    10-47-B CLK
             M CLK ENASLE__2__ | o
                                     1__46_PROC INIT
                   WB 24__3<>1
                                     1-45_PAGE BOUNDARY VIULATION
PTE ACCESS CODES---> AC 0__4__I
            AC 3-5-1
AC 1-5-1
                                     1<>44_#8 25
                                      1<>43_WB 27
               ---> AC 2__7__I
                                     1<>42_## 26
                                     1__41_PHASE 1
               MICRO TRAP__8_01
                                     1__40_FORCE 4A 09
  ACCESS CONTROL VIOLATION __ 9__ 1
                                    1__39_LATCHED WCTRL 0
            LATCHED BUS 0_10__!
                                     1__38_GROUND
            LATCHED BUS 3_11__I
                                     1__37_LATCHED BUS 1
                      VGA_12__|
                                     1__36_LATCHED WCTRL 3
                     VCC_13__1
                                     1__35_GROUND
        T8 VALID (V 3IT)_14__|
                                     1__34_MAD 00
       PTE CHECK OR PROBELISTI
                                     1__33_LATCHED WCTRL 1
           MICRO VECTOR 0_16__|
           MICRO VECTOR 1-17--1
                                     1__32_MAD 01
                                     1__31_LATCHED NCIRL 5
     ENCODED MICRO TRAP 1-18-01
                                     1__30_D CLK ENABLE
     ENCODED MICRO TRAP 0_19_01
                                    1__29_MAD 02
                  GROUND_20__I
     ENCODED MICRO TRAP 2-21-01
                                     1__28_LATCHED NCTRL 2
                                     1__27_LATCHED WCTRL 4
                 PREFETCH_22_01
                                      1__26_D SIZE 1
          CS PARITY ERROR_23__|
            LATCHED BUS 2_24__1 () 10_25_FP RESERVED OPERAND
```

CONTAINS THE PC'S AND VA CIRCUIT, ENABLE LIVES AND LOAD PATHS, PLUS A AND B SOURCE MUX SELECT CONTROLS. THE ADD CHIPS CONTAIN AN INTERNAL ADDER CAPABLE OF SUMPING THE PC OR VA BY 1, 2, 4, OR FROM THE W BUS.

4 CHIPS CHIP SIT SLICE
ADD 1 <7-0>
ADD 2 <15-8>
ADD 3 <23-16>
ADD 4 <31-24>

PART NUMBER: 19-14683

BEST DIAGNOSTICS: MIC MICRO'S ECKAC.EXE

MODULE: MIC

GATE ARRAY: ADD (1 THROUGH 4)

```
ADD
               ENABLE VA SAVE__1_0-----48_MAD 06,14,22,30
   PAGE BOUND, PAGE BOUND, N, N__2_1 o
                                            1-47-MAD 05,13,21,29
               BSRC SELECT SO__3__!
                                            1-46-ICO, ICO, ICO, N
                            4--4--1
                                            1-45-MAD 07,15,23,31
               WB 06,14,22,30-5-1
                                            1-44-MAD 04,12,20,28
               #B 05,13,21,29__6__|
                                            10_43_ENABLE VA
               #8 07,15,23,31__7__I
                                            10-42-ENABLE PC
               ASRC SELECT SO__8__1
                                            1-41-MA SELECT SI
(CARRY GENERATE)CG1,CG1,CG1,N_9_1
                                            1__40_GRND, GRND, COMP MUDE, COMP MODE
                  CG2, CG2, N, N_10__|
                                            1-39-MA SELECT SO
               BSRC SELECT S1_11__!
                                            I--38-GROUND
                          VGA_12__1
                                            10_37_8 CLK
                          VCC_13__1
                                            10-36-ENABLE PC BACKUP
  (CARRY PROGAGATE)CP,CP,CP,N_14__!
                                            I__35_GROUND
               WB 04,12,20,28_15__1
                                            1-34-LATCH 4A
               ASRC SELECT S2_16__I
                                            1-33-MAD 03,11,19,27
               WB 00,08,16,24_17___|
                                            1--32-N
               WB 03,11,19,27_18__|
                                            1-31-MAD 00,08,16,24
               wib 02,10,18,26_19__|
                                            1-30-XB PC 01, N, N, N
               ASRC SELECT S1_20__1
                                            10-29-(ICI)+3V,ICO,ICO,ICO
               #B 01,09,17,25_21__1
                                            1-28-MAD 02,10,18,26
            (ACI)+3V,CX,CY,CZ_22_01
                                            1-27-MAD 01,09,17,25
                            N-23--1
                                            1__26_GRND, FORCE MA 09, GRNL, GRND
         (ID)GRND,+3V,+3V,+3V_24__1
                                       ()
                                            1--25-XB PC 00, N, N, N
```

ADDRESS CONTROL CHIP ADK:

> CONTAINS IPR COMPONENTS (MEMSCR'S) FOR TB, MEMORY MAHAGEMENT, AND THE RANDOM FLIP FLOP. THE ADK WURKS WITH THE PRK, ADD AND MOR CHIPS. THE ADK DETECTS TB HITS AND MISSES.

NOTE: TO DISABLE HALF OF THE TB ON A LIVE VMS SYSTEM:

- 1). REMOVE ALL USERS FROM THE SYSTEM TEMPORARILY
- 2). TYPE 'P ON THE CONSOLE TERMINAL
- 3). TYPE: >>>D/I 24 D (FOR GROUP 0) OR D/I 24 A (FOR GROUP 1)
- 4). TYPE: >>>C

PART NUMBER: 19-14700

BEST DIAGNOSTICS: MIC MICRO'S ECKAC.EXE

MODULE: MIC GATE ARRAY: ADK

ADK	
AMUX SELECT S11	-0_48_E CLK
0512 0	I47_AMUX SELECT SO
WB 263<>1	146_DST RMODE
WB 254<>1	145_MMUX SELECT S1
w3 245<>1	10_44_WRITE VECTOR OCCURED
#B 276<>1	10_43_SNAPSHOT CMI
IB GROUP O WR (HIT)7	142_PSL C4 (COMPATABILITY MODE)
T8 HIT 031	I41_RTUT DIN4
TB GROUP 1 WR (HIT) 91	10_40_STATUS VALID
TB HIT 1-101	139_M CLK ENABLE
ENABLE VALII-OF	138_GROUND ·
VGA_12I	137_D CLK ENABLE
VCC_13!	136_CS BUS 4
LATCHED WCTRL 2-14!	135_GROUND
3SRC SEL S0_151	1_34_TB PARITY ENABLE
LATCHED WCTRL 5-16-1	I33_LATCHED BUS 3
LATCHED WCTRL 0-17-1	132_LATCHED BUS 0
LATCHED WCTRL 3_18!	Io_31_PTE CHECK
35RC SEL 51_19	1-30-LATCHED BUS 1
LATCHED WCTRL 1_20	10_29_INVALID PREFETCH
LATCHED WCTRL 4_21I	1_28_COMPATABILITY MODE
CLK SELECT SO_221	1-27-LATCHED BUS 2
CLK SELECT S1_23	IO_25_TB OUTPUT ENABLE
PHASE 1_24 ()	I25_DBUS SELECT SO

CONTROLS THE ENABLING AND DISABLING OF CACHE, THE TRANSFER OF DATA TO AND FROM THE MOR CHIPS, AND CACHE HIT VALIDATION.

NUTE: TO DISABLE CACHE TYPE: >>>D/I 25 1 TO RE-ENABLE CACHE TYPE: >>>D/I 25 0

ON A LIVE VMS SYSTEM:

- 1). REMOVE ALL USERS FROM THE SYSTEM TEMPORARILY
- 2). TYPE TP ON THE CONSOLE TERMINAL
- 3). TYPE: >>>D/I 25 1 (OFF) UR D/I 25 0 (ON)
- 4). TYPE: >>>C

PART NUMBER: 19-14701

BEST DIAGNOSTICS: MIC MICRO'S ECKAC.EXE
TB + CACHE ECKAL.EXE

MODULE: MIC GATE ARRAY: CAK

```
CAK
                MAD 00__1____49_DBUS ROT 50
                YB 27__2<>1 o
                                  1-47-LATCHED ACTRE O
                 B CLK__3_0!
                                  1__46_LATCHED WCTRL 4
                 75 26__4<>1
                                  1-45-LATCHED *CTRL 2
                 GRVD__5__1
                                  1-44-LATCHED BUS 1
                 4B 25--5<>1
                                 1-43_LATCHED BUS 0
            CACHE INIT__7_01
                                 1-42-LATCHED BUS 2
                 WB 24__8<>|
                                 1-41-LATCHED BUS 4
             CACHE HIT __9__|
                                 1-40-LATCHED BUS 3
                    N_10__1
                                  I__39_LATCHED #CTRL 3
          SNAPSHOT CMI_11_0|
                                 I__38_GROUND
                   VGA_12__!
                                 1-37-LAICHED WCTRL 1
                  VCC_13__1
                                  1-36-LATCHED WCTRL 5
CACHE DATA PARITY ERROR_14_01
                                  1--35-GROUND
CACHE TAG PARITY ERROR_15__|
                                  1-34-D CLK ENABLE
                 GRND_15__!
                                  1__33_DST RMODE
                    N_17__I
                                  1--32-D SIZE 0
      CACHE GROUP 0 WR_18__I
                                  1--31-D SIZE 1
         ENABLE BYTE 0_19_01
                                 10_30_STATUS VAGID
         CACHE VALID 0_20__|
                                 10-29-INVALID PREFETCH
         ENABLE BYTE 3_21_0|
                                  I--28-4 CLK ENABLE
         ENABLE BYTE 1_22_01
                                  10-27-I/O ADDRESS
         ENABLE BYTE 2_23_01
                                  1__26_0BUS ROT $1
        MMUX SELECT S1_24__1 () 1__25_MAD 01
```

CMK/CML:

ADMITORS AND CONTROLS SIGNALS TO AND FROM THE CMI AND STALLS THE MICROCODE ON CERTAIN CONDITIONS.

NOTE: THIS IS THE UNLY CHIP THAT CUNTROLS THE CPU'S ACCESS TO THE CMI BUS. OPERATION OF THE CMK/CML CHIP CAN BE VEHIFIED BY DOING CONSOLE MODE DEPOSITS AND EXAMINES OF MAIN MEMORY WITH CACHE DISABLED AND AGAIN FROM MODE WHICH DOES NOT USE THE CAK/CML CHIP.

PART NUMBER: 19-14697

BEST DIAGNOSTICS: MIC MICRO'S ECKAC.EXE

MODULE: MIC

GATE ARRAY: CMK

CYK

	C 7N	
B CLK1_0=		48_D CLK ENABLE
ADDRESS REGISTER ENABLE 2_01	0	I<>47_CMI DATA 25
CMI DATA 273<>1		10_46_INVALID PREFETCH
LATCHED BUS 3_4_1		10_45_CORR DATA INTERUPT
LATCHED BUS 15		10_44_WRITE VECTOR OCCURRED
LATCHED BUS 2-6-1		I43_STATUS 0
N7I		10_42_CMI STATUS 00
CMI DATA 318<>1		10_41_GRANT STALL
		IO_40_CMI STATUS 01
M CLK ENABLE_101		10_39_STATUS VALID
CMI DATA 29_11<>1		138_GROUND
VGA_12		1<>37_CMI DATA 25
VCC_131		136_STATUS 1
LATCHED BUS 0_14!		I35_GROUND
CMI DATA 29_15<>1		1_34_INHIBIT CMI
CMI DATA 30_16<>1		10_33_CACHE INTERUPT
#AD 01-17		132_CACHE HIT
MAD 00_18		131-#Aff
CMI CPU PRIDRITY_19_01		130_PHASE 1
DST RMODE_20		1_29_UB INTERUPT GRANT
DSIZE 0_21!		10_28_CMI DEBZ
DSIZE 1_22!		10_27_ENABLE CMI
MMUX SEL S1_23		10_26_MICRO SEQUENCER INIT
CMI HOLD_24_01	()	10_25_SNAPSHOT CMI
_		· -

MUR: MEAGRY DATA REGISTER CHIPS

CONTAINS THE EXECUTION BUFFERS, WHITEDATA REGISTER, MEMORY DATA REGISTER, PHYSICAL ADDRESS BUX AND COMTROL LOGIC FOR RUUTING DATA IN AND OUT, TO AND FROM THE CMI, WE BUS AND WEUS.

8 CHIPS	CHIP	BITS
	MDR 1	0,8,16,24
	MDP 2	1,9,17,25
	MDR 3	2,10,13,26
	mDR 4	3,11,19,27
	MDR 5	4,12,20,29
	MDR 6	5,13,21,29
	MDR 7	6,14,22,30
	MDR 8	7,15,23,31

BUS DEFINITION: D BUS = DATA BUS (AN INTERNAL BUS INSIDE THE MUF CHIPS)

PART NUMBER: 19-14681

BEST DIAGNOSTICS: MIC MICRO'S ECKAC. EXE

MODULE: MIC

GATE ARRAY: MDR (1 THROUGH 8)

```
MDR
                CLK SELECT S1__1_--
                                           --_4A_MBUS ENABLE
                CLK SELECT SO__2_! o
                                            10-47-MBUS 24,25,25,27,28,29,30,31
                        B CUK__3_01
                                            lo_46_MBUS 16,17,18,19,20,21,22,23
      ADDRESS REGISTER ENABLE__4_01
                                            1-45-MAD 24,25,26,27,28,29,30,31
                   ENABLE CMI__5_0!
                                            10-44-ABUS 08,09,10,11,12,13,14,15
                     X8 PC 00__6__1
                                            1-43-MMUX SELECT S1
                     XB PC 01__7__|
                                            10_42_MBUS 00,01,02,03,04,05,06,07
                    XB SELECT__8__I
                                            1--41-LATCHED MSRC 2
 XBUF 00,01,02,03,04,05,06,07__9_1
                                            1-40-MAD 08,09,10,11,12,13,14,15
                 SNAPSHOT CHI_10_01
                                            I--39-MAD 16,17,18,19,20,21,22,23
XBUF 08,09,10,11,12,13,14,15_11__!
                                            1--38-GROUND
                          VGA_12__/
                                            I--37-MAD 00,01,02,03,04,05,06,07
                          VCC_13__I
                                            1-36-+3V, ALL OTHERS GROUNDED
                  DBUS ROT SO_14__|
                                            I__35_GROUND
                  08US ROT S1_15__!
                                            1-34-DBUS SELECT S1
 CMI 24,25,26,27,28,29,30,31_16<>|
                                            1__33_DBUS SELECT SO
  CMI 16,17,18,19,20,21,22,23_17<>1
                                            I-32-PAD 16,17,18,19,20,21,22,23
  CMI 08,09,10,11,12,13,14,15_18<>|
                                            I--31_PAD 98,09,10,11,12,13,14,15
  CMI 00,01,02,03,04,05,06,07_19<>|-
                                            1-30-N,N,PAD 02,03,U4,05,06,07
   WB 30, J1, J2, O3, O4, O5, O6, O7_20__1
                                            1__29_AMUX SELECT SI
   WB 08,09,10,11,12,13,14,15_21__!
                                            I__28_AMUX SELECT SU
   *B 16,17,18,19,20,21,22,23_22__1
                                            1-27-CACHE 00,01,02,03,04,65,06,07
   WB 24,25,26,27,28,29,30,31_23__/
                                            1-26-CACH2 08,09,10,11,12,13,14,15
CACHE 24,25,26,27,28,29,30,31_24__!
                                            1-25-CACHE 16,17,18,19,20,21,22,23
                                       ()
```

PRK: PREFETCH CONTROL CHIP

USED IN CONJUNCTION WITH THE ADD, AND MOR CHIPS TO MONITOR USAGE OF THE EXECUTION BUFFERS. WHEN EXECUTION BUFFERS ARE EMPTY, OR A NEW ADDRESS IS PLACED IN THE PC, THE PEK CHIP FORCES PREFETCHING OF A NEW INSTRUCTION FROM MEMORY USING THE ADDRESS IN THE PC (NEW ADDRESS IN PC) OR PC+4 (EX. BUF. EMPTY).

PREFETCHING IS INDEPENDANT OF THE MICRUCODE AND WILL HAPPEN WHENEVER AN X3 IS EMPTY AND THERE IS NO 3US CYCLE IN PROGPESS. THE PRK MILL STALL THE M CLOCK WHEN BOTH X3'S ARE EMPTY AND THE CPU ATTEMPTS AN IRO1. (THIS CAN UCCUR WHEN A DEVICE IS TYING UP THE CMI WITH TRANSFERS AND THE PRK HAS TO WAIT FOR COMPLETION BEFORE IT CAN PREFETCH (CPU HAS A PRIGRITY OF O)). THE PRK WILL ALSO HAVE TO STALL WHENEVER THE PC GETS A NEW ADDRESS SUCH AS A BRANCHING INSTRUCTION OR A NEW PROGRAM. THIS ALLOWS TIME TO PERFORM THE FIRST PREFETCH FROM THE NEW PC PRIOR TO THE START OF NORMAL EXECUTION.

PREFETCHES ARE LONGHORDS ONLY!

PART NUMBER: 19-14698

BEST DIAGNOSTICS: MIC MICRO'S ECKAC. EXE

MODULE: MIC GATE ARRAY: PRK

PRK

```
LATCHED MSRC 1_1____48_LATCHED MSRC 2
                                           1__47_LATCHED 45RC 3
                 SNAPSHOT CMI__2_ol o
                                           1__46_MA SELECT S1
                        B CLK__3_01
                                           1__45_LATCHED MSRC 0
                      PHASE 1__4__!
                                           1__44_LATCHED MSRC 4
               MMUX SELECT S1_5_1
                                           1__43_MA SELECT SO
ENABLE ACV STALL(STOPS H CLK) __6__ |
                                           1__42_IRD1
         MICRO SEQUENCER INIT__7_01
                        STALL_3_01
                                           10-41-ISIZE 0
                     LATCH MA__9_01
                                           10-40-MIC LOAD DSR
                                           10_39_ISIZE 1
                     PREFETCH_10_01
                                           1__38_GROUND
               ENABLE VA SAVE_11_01
                                           1--37-X6 PC 00
                          VGA_12__|
                                           1__35_DSI RYODE
                          VCC_13__I
                                           1--35-GROUND
                   MICRO TRAP_14_01
                                           1__34_LATCHED BUS 0
                 M CLK ENABLE_15__I
                                           1__33_LATCHED BUS 1
                 D CLK ENABLE_16__|
                                           1__32_PSG CM (COMPATABILITY MODE)
                LATCHED BUS 3_17__1
                 STATUS VALID_18_01
                                           1__31_LATCHED BUS 2
                                           1__30_XB PC 01
              LATCHED WCTRL 1_19__|
                                           1__29_LATCHED 3US 4
                  XB 1 IN USE_20_01
                                           1__28_LATCHED #CTRL 0
                  X8 0 IN USE_21_01
                                           1__27_LATCHED (CTRL 2
              LATCHED WCTRL 3_22__1
                                           1__26_LATCHED YCTRU 5
                    XB SELECT_23__1
                                           1__25_LATCHED ACTRU 4
                    ENABLE PC_24_01
                                      ()
```

MONITORS THE JACHINE CONDITIONS THAT CAN CAUSE A MICRO-TRAP. GENERATES MICRO-VECTOR ADDRESSES, AND DECODES THE HIGHEST PRIORITY TRAP CONDITION. THE UTR RECEIVES ENCODED MICHO TRAP INPUTS FROM VARIOUS HARDWARE COMPONENTS AND DECODES THEM INTO THIER APPROPRIATE MICRO-VECTOR ADDRESSES TO BE PLACED ON THE CONTROL STORE ADDRESS LIVES WHEN PERFORMING A MICHO TRAP.

PART NUMBER: 19-14702

BEST DIAGNOSTICS: MIC MICRO'S ECKAC. EXE

MODULE: MIC

GATE ARRAY: UTR

```
UTR
ENCODED MICRO TRAP 2__2_01 0
                               1-47-ACCESS CONTROL VIOLATION
          MICRO TRAP__3_01
                               1-46-TB DATA PARITY ERPOR
      MICRO VECTOR 3_4_1
                                1-45_LATCHED BUS 3
  PIE CHECK OR PROBE__5__I
                                1__44_M BIT
      MICRO VECTOR 1__6__!
                                1-43-TB PARITY ENABLE
      MICRO VETCOR 0__7__I
                               1-42-TB HIT 1
      MICRO VECTOR 2 ... 8 ... |
                               1--41-TB HIT 0
GENERATE DEST INHIBIT __ 9_01
                                i-40_TB TAG 1 PARITY ERROR
          DU SERVICE_10_0|
                               10_39_WRITE BUS ERROR INTERUPT
            MSRC XB_11__1
                                1__38_GROUND
                VGA_12__1
                                1-37-TB TAG O PARITY ERROF
                VCC_13__!
                               1-36-LATCHED ACTRL 1
ENCODED MICRO TRAP 0_14_0|
                               1__35_GROUND
        WCTRL HHLXXX_15_01
                               1__34_LATCHED WCTRL 0
          XB SELECT_16__!
                               1_33_LATCHED VCTRL 2
         XB 0 IN USE_17_0|
                                1-32-0 CLK ENABLE
      PROCESSOR INIT_18_01
                                1<>31_WB 24
          RTUT DINH_19__1
                             1<>30_WB 25
           STATUS 0-20-1
                               1<>29_WB 26
           STATUS 1_21__|
                                1<>28_w8 27
        STATUS VALID_22_01
                                1--27-PHASE 1
         XB 1 IN USE_23_01
                                10_26_PREFETCH
              B CLK_24_0|
                               1_25_INHIBIT CHI
                           ()
```

L0004 UBI

THE UNIBUS INTERFACE MODULE IS MUCH LIKE ANY UNIBUS ADAPTER WITH THE EXCEPTION OF HAVING ADDITIONAL LOGIC ON IT TO HANDLE COMMUNICATIONS FOR THE TU-53 AND CONSCLE AND ALSO HANDLING ALL INTERUPTS WITHIN THE CPU, ALL UNIBUS AND MASSBUS DEVICES INTERUPT VIA THE UBI. THE UBI CONTAINS POWER FAIL LOGIC, THE T.O.Y. CLOCK AND CHARGING CIRCUIT, THE UNIBUS DATA LATCH, 3 BUFFERED DATA PATHS, 1 DIRECT DATA PATH, BYTE SWAPPING LOGIC, ADDRESS BUFFERS AND MAPS.


THE UBI IS CONNECTED TO THE W BUS, CMI, AND UNIBUS.

THE DPM MICRO-DIAGNOSTIC ECKAB. EXE WILL TEST THE COMMUNICATIONS SECTIONS AND THE LEVEL 3 DIAGNOSTIC ECCBA. EXE TAPE #6 WILL TEST THE ADAPTER SECTION.

THE SECOND UNIBUS OPTION (SUB MODULE) WILL AUSO BE TESTED BY ECCBA.EXE

GATEARPAYS: CON, INT, UCN, UDP

(T0P)		()
THE UE	I MODULE #LOGO4	PIùS>>>
•		
•		
		-,-
	I UCN I	-
		•
	I UDP1 I	
	UDP2 I	
	UDP4	
	I UDP3 I	
		į
	I INT I	'
•	I CON1 I(TU-58)	
	, I CON2 I(CONSOLE)	



UNIBUS Interface Block Diagram

CONSCLE CHIP

THE CON CHIPS CONVERT SERIAL DATA FROM THE 1U-58 OR THE CONSOLE TERMINAL TO PARALLEL DATA FOR THE W BUS, OR PARALLEL TO SERIAL IF ROUTING IN THE OPPOSITE DIRECTION.

PART NUMBER: 19-14685

BEST DIAGNOSTICS: DPM HICRO'S ECKAB.EXE

DW750 MACRO ECCBA.EXE (LEVEL 3)

MODULE: UBI

GATE ARRAY: CON (IU58 AND CONSOLE)

CON (TUS8, CONSOLE)

```
WCTRL 0,+3V_1__----48_TU/CON DONE SYNC
                                     1_47_CKDO (INTERNAL CLOCK SIGNALS)
        MICRO SEQUENCER INIT__2_0| 0
                     ₩CTRL 5__3__!
                                          1__46_WCTRL 4
                     WCTRL 2-4-1
                                          10-45-+37
                GRND, WCTRL 0__5_1
                                          10-44-TU/CON T READY SYNC
          N, HALT DET BR SYNC__6__1
                                          10-43-CLCO (INTERNAL CLOCK SIGNALS)
          TU/CON DONE SYNC H__7_0|
                                          10-42-M CLK
       +3V, FRONT PANEL LUCKED__8__I
                                          1-41-TUSB INT L, SERIAL LINE INT L
          TU/CON SERIAL INPUT__9__I
                                          1<>40_W3 25
CLD1 (INTERNAL CLOCK SIGNALS)_10__|
                                          1<>39_Wa 24
          TU/CON T READY SYNC_11__!
                                          1__38_GROUND
                         VGA_12__1
                                          10-37-D CLK ENASLE
                          VCC_13__1
                                          1__36_*CTRL 3
     GRUD, RD INTERUPT INHIBIT_14__|
                                          1__35_GROJNO
                       WB 16_15<>1
                                          10-34_CLCI (INTERNAL CLCCK SIGNALS)
                                           1__33_GRND, HALT DET SYNC
                            N_16_0|
                                           1__32_#CTRL 1
                         GRND_17__|
       TU/CON BAUD RATE CLOCK_13__!
                                           10_31_M CLK
                                          1<>30_WB 22
                        WB 19_19<>1
                                          1__29_BREAK CLK.N
                        #8 17_20<>1
                                          1__28_GPND, INSTR FETECH
                        ₩B 18_21<>I
                                           10-27-SET BREAK, CON HALT
                        ₩B 21_22<>1
                                           10-26-N
                        WB 20_23<>1
                                           1__25_EIA TU/CON SERIAL CUIPUT
                        48 23_24<>1
                                      ()
```

THE INTERUPT CHIP ENABLES THE MANDLING OF ALL INTERUPT PROLEST: 30TH MASSBUS AND UNIBUS, CONTAINS PSL BITS <22-26 and IFL>, PERFORMS INTERUPT ARBITRATION, ISSUES BUS GRANTS, AND INSERTS VALUES ON THE MICRO-VECTOR LINES.

PART NUMBER: 19-14704

BEST DIAGNOSTICS: DPM 41CRC'S ECKAB.EXE

DW750 MACRO ECCBA.EXE (LEVEL 3)

MODULE: UBI

GATE ARRAY: INT

```
IHT
  10_47_INTERUPT PENDING
                       +3V__2_0| 0
SPFI (SYNC POWER FAIL INT.)__3_01
                                       1__46_UB INTERUPT GRANT
   CORRECTED DATA INTERUPT__4_01
                                       1_45_S3R4 (SYNCHRONOUS ER)
                   WCTRL 4-5-1
                                       1-44-HPBG5 (HIGHEST PRIORITY BG)
                   *CTRL 5__6__1
                                       1-43-HPBG4 (HIGHEST PRIORITY BG)
                   PHASE 1 __ 7 __ 1
                                      1-42_SBR5 (SYNCHRONOUS BR)
            WB 22(=PSL 22)__8<>|
                                      I-41_HPBG5 (HIGHEST PRIORITY BG)
            WB 23(=PSL 23)__9<>|
                                      1__40_SBR7 (SYNCHRONOUS BR)
            PROCESSOR INIT_10_01
                                       1_39_SBR6 (SYNCHRONOUS BR)
                   WCTRL 2_11__|
                                       1__39_GROUND
                      VGA_12__|
                                       1--37-SYNCHR RESET BG
                      VCC_13__1
                                      10-36-8 CLK
                   WCTRL 1_14__|
                                       1--35-GROUND
                   *CTRL 3_15__1
                                       1__34_M CLK ENABLE
            WB 25(=PSL 25)_16<>|
                                       1<>33_WB 16 (IPL)
            #B 24(=PSL 24)_17<>|
                                       1<>32_WB 17 (IPG)
            #B 26(=PSL 26)_18<>|
                                       I<>31_WB 19 (IPL)
                   WCTRL 0_19__!
                                       10-30_SERIAL GIVE INTERUPT(CONSCLE)
            MICRO VECTOR 0_20__1
                                      1-29-D CLK ENABLE
            MICHO VECTOR 2_21__
                                      1<>28_WB 18 (IPL)
            MICRO VECTOR 1_22__1
                                       1<>27_wa 20 (IPu)
                MICRU TRAP_23_01
                                       1-26-PTE CHECK OR PROBE
       MICRO VECTOR BRANCH_24__1
                                  ()
                                       10-25-DC SERVICE
```

THE UCN CHIP CONTROLS THE UDP CHIP FUNCTIONS, ENABLES UBI ARBITRATION FOR THE CMI, ISSUES AND MONITORS UNIBUS CONTROL SIGNALS AND CMI STATUS LINES FOR USE BY THE UBT MICROCODE. THE UBI IS ROM CONTROLLED AND THE UCN CHIP PLACES THE PROPER MICRO-ADDRESS LINES AFTER DECLLING WHAT FUNCTION MEEDS TO BE DONE.

PART NUMBER: 19-14693

BEST DIAGNOSTICS: DW750 MACRO ECCBA.EXE (LEVEL 3)

MODULE: UBI

UC:4:

GATE ARRAY: UCM

HCN

```
UBI BUFF CMI 31__1__-48_PE
                     MSYN__2__ 1 0
                                       1-47-TIME COUNT (TIMEOUT)
   UBI UNIBUS ADDRESS 11__3__I
                                       10_46_CMI D33Z (DATA BUS BUSY)
   UBI UNIBUS ADDRESS 08_4_1
                                       10-45-CHI STATUS 00
 ADDRESS = UNIBUS (ADDU)__5_1
                                       10_44_CMI STATUS 01
    ADDRESS = CMI (ADDC)_{-6}_{-1}
                                       1-43-55YN
                                       I__42_UNIEUS I'IIT
      ENABLE ARB REQUEST__7__1
                                       1__41_UBI BUFF CMI 00
                       C1__8__|
                                       1__40_UdI BUFF CMI 29
           ARBITRATION OK __ 9_ 01
                                       1__39_UBI BUFF CHI 30
UCR A2(MICRO CONTROL ROM)_10_01
                UBI 'ATCH_11<>1
                                       1__38_GROUND
                                       10_37_UCR A1(MICRO CONTROL POM)
                      VGA_12__I
                      VCC_13__ |
                                       1__36_INTERUPT
                                       1__35_GROUND
          UBI BUFF CMI 28_14__I
                       C0_15__[
                                       1__34_UBI BUFF CMI 25
                                       1__33_3UT 0
UCR A3(MICRO CONTROL ROM)_16_0|
                                       1__32_UNIEUS ADDRESS 10
                       A0-17--1
                       A1_18__1
                                       10-31-8 CLK
                    aur 1_19__1
                                       1-30-UNIBUS ADDRESS 09
                    BUT 2_20__1
                                       10-29-MAP CONTROL OUT ENABLE
                                       1__28_UBI LATCH DATA PATH SEL 1
UCR AO(MICRO CONTROL ROM)_21_01
          UBI BUFF CMI 27-22-1
                                       1-27-UBI LATCH DATA PATH SEL O
                                       1__26_SC 0
                     SC 1_23__1
                                       1__25_UBI GATCH OFFSET
           UBI BUF CMI 26-24-1
                                  ()
```

BUP: UNIBUS DATA PATES CHI

COMPLETE UNIBUS DATA PATHS CONTAINED IN THESE CHIPS, 3 BUFFERED AND 1 DIRECT, BYTE SWAPPING AND DEFSET LOGIC. PROVIDES A PAIR FOR ALL ADDRESSES AND DATA BETHERN THE CMI AND UNIBUS.

4 CHIPS	CHIP	BITS
	UDP 1	0,1,8,9,16,17,24,25
	UDP 2	2,3,10,11,18,19,26,27
	UDP 3	4,5,12,13,20,21,28,29
	UDP 4	6,7,14,15,22,23,30,31

PART NUMBER: 19-14692

BEST DIAGNOSTICS: DW750 MACRO ECCBA. EXE (LEVEL 3)

MODULE: UBI GATE ARRAY: UDP (1 THROUGH 4)

```
UDP (1 THROUGH 4)
      UNIBUS DATA 09,11,13,15__1<>----<>>48_UBI BUFF C4I 08,10,12,14
                                            1<>47_UBI BUFF CMI 09,11,13,15
      UNIBUS DATA 08,10,12,14__2<>1 o
                                            I<>46_CMI DATA 09,11,13,15
      UNIBUS DATA 00,02,04,06__3<>1
      UNIBUS DATA 01,03,05,07__4<>1
                                            I<>45_CMI DATA 08,10,12,14
N, ADDC, ADDC, ADDC (ADDRESS=CMI)__5__1
                                            1<>44_CMI DATA 01,03,05,07
      GRND,+3V,GRND,GRND (ID)_6_1
                                            1<>43_UBI BUFF CMI 01,03,05,07
                        3 CLK__7_01
                                            1<>42_CMI DATA 00,02,04,06
                                            I<>41_UBI BUFF CMI 00,02,04,06
                            A1__8__!
                                            1_40_BDPC 2 (PORT CONTROL)
                            A0--9--1
       BOFC 1(BUFF DATA PATH)_10__1
                                            1<>39_CHI DATA 16,18,20,22
       BDPC 0(BUFF DATA PATH)_11__I
                                            1__39_GROUND
                          VGA_12__1
                                            I<>37_CMI DATA 17,19,21,23
                           VCC_13__1
                                            I<>36_UBI BUFF CMI 16,18,20,22
                     UBI DBBZ_14_01
                                            1__35_GROUMD
                UBI PREV DBBZ_15__I
                                            I <> 34_CAI DATA 25,27,29,31
   UMIBUS ADDRESS 03,10,12,14_16<>1
                                            !<>33_CMI DATA 24,26,28,30
   UNIBUS ADDRESS 16,08,05,07_17<>!
                                            I<>32_UBI BUFF CMI 17,19,21,23
   UNIBUS ADDRESS 15,17,04,06_18<>|
                                            I<>31_USI BUFF CMI 25,27,29,31
         SC 1 (SLAVE CONTROL)_19__I
                                            I<>30_UBI SUFF CMI 24,26,28,30
   UNIBUS ADDRESS 02,09,11,13_20<>|
                                            1-29_LATCH DATA PATH SELECT 1
         SC 0 (SLAVE CONTROL)_21__I
                                            1_28_ADDC,ADOU,ADDU,ADDU
        PRIC 0 (PORT CONTROL)_22__1
                                            1 -- 27 LATCH DATA PATH SELECT 0
                    UBI 4ATCH_23<>1
                                            1-26-LATCH OFFSET
        PRIC 1 (PORT CONTROL) _24__!
                                       ()
                                            1__25_PRTC 2 (PORT CONTROL)
```

L0010 SUB

	3 MODULE #LOO10 UNIBUS ADAPTER	 PINS>>>
		; ; ;
	UDP2	
	UCN 	
; ; ;	UDP3	; ; ;
	UDP1	
 	,	
:		; ; ;

CTION 1 INSPECT PARTS

The basic 0w750 option consist of the following hardware parts. Check that none are missing or damaged before you procede.

QUANTITY	DESCRIPTION
1 1	L0010 Second UNIBUS(SUE) Module Ripbon cable assembly consisting of:
1	(3) 40-conductor BC06 ribbon caples, tie wrapped and formed. My014 fransition module
1	M9302 UNIBUS Terminator

There should be an expansion box, and possibly an expansion cabinet. The expansion box and, or cabinet are not part of the DW750 option, but should have been ordered separately.

TCTION 2 INSTALL EQUIPMENT

- 2.1 CHECK HARDWARE REVISION LEVEL AND POWER SYSTEM DOWN
- 2.1.1 If VMS is running bring it down in an orderly fashon by either having the customer bring it down, or with his permission typing the following command.

EX:

s @sysssystem:shutdown

2.1.2 Examine the CPU hardware revision level to assure compatability between the option and the CPU. If the CPU is not at the correct revision level, do not procede with this option installation until the CPU is updated and checked out. The following example shows you how to check the CPU rev.

EX:


>>> E/I 3E

I 0000003E 02005E30 (for systems with 15% arrays)


CR
1 0000003E 02005E48 (for systems with 1meg arrays)

2.1.3 Power the system off using the key switch.

- 2.2 INSTALL EXPANSION BOX OR CABINET
- 2.2.1 Install expansion box or cabinet per appropriate installation documentation included with the option. Expansion capinet should be installed to the right of the CPU cabinet per the following examples.



EXAMPLE 2:



Page 2

- 2.3 SET UP VELUSTAT KIT PN 29-11762
- 2.3.1 Unfold the VELOSTAT mat to full size (24x24).
- 2.3.2 Attach the 15° ground cord to the VELOSTAT shap tastener on the mat, and the alligator clip of the ground cord to a good ground on the VAX-11/750.
- 2.3.3 Attach the wrist strap to either wrist and the alligator clip to a convenient portion of the mat.
- 2.4 UNPACK THE LOOID MODULE
- 2.4.1 Place the L0010 module while still in the box on the VELOSTAI mat.
- 2.4.2 Remove the module from the box and protective covering and lay it flat on the VELOSTAT mat. This will bring the module to the same potential as the CPU and eliminate static discharge damage.
- 2.5 INSTALL DW750 CPTION
- 2.5.1 With the wrist strap still attached to your wrist install the L0010 module in a CMI option slot. The first CMI option slot is recomended (VAX-11/750 slot number 7) to alleviate cabling problems.
- 2.5.2 Remove grant jumpers from backplane slot where L0010 is installed. No jumpers need to be added for the Dk750 option because it has fixed addresses, and a fixed CMI Arbitration Level of 3.

NCIE

RH750S START WITH CMI ARBITRATION LEVEL (3), IF YOU HAVE ONE CF MCHE IN YOUR SYSTEM YOU MUST MOVE THEM DOWN ONE CMI ARBITRATION LEVEL.

EX:

WITHOUT DW750 INSTALLED

RH750#0 ADDRESS F28000 CMI ARB DEVEL 3

RH750#1 ADDRESS F2A000 CMI ARB DEVEL 2

WITH DW75C INSTALLED

RH750#0 ADDRESS F28000 CMI ARB DEVEL 2

RH750#1 ADDRESS F2AGO0 CMI ARB DEVEL 2

- 2.5.3 Connect the three ribbon cables to backplane slots 3 and C as in the MASSBUS option.
- 2.5.4 Route the cable assembly up the backplane to the cable management rack, and then to the left. Next route it between the VAX-11/750 CPU cabinet, and the expansion cabinet, then across the bottom of the expansion cabinet and up the back to the EA box. See diagram.

•			818	BON CAELE		CABL	E MANAGEME	NT.
			ASS	EMBLY	,		RACK	
				1	,			
				•	,			
				!	7.			
	+		-+-+		/	+		
	i		IXIXX	*xxx	*	1		
	1		1x1	x	+	1		
	i		IXI	×	ì	i		
	:				* · · · · · · · · · · · · · · · · · · ·	•		
	•		IXI	x		1	-,· •	
	1		IXI	X	1	ı	•	
	1		IXI	X	i	i	·	
	1		IXI	X LA	ı	1		
	1		IXI	x[E	1	i		
	ì		ixi	хľС	i	i		
	i			710	'			
	1		- x			!		
+	*	X	IXI		ļ ·	1		
/	1	X	l x l		1	i		
BA box	1	x	·IXI		1	i		
	i	xxxxxx			i	i		
	+====							
	7-2-4					+		
	ŁX	PANSIUN		CPU	cabinet			

EXFANSIUM cabinet

CFU cabinet
(back view)

- 2.5.5 Install the M9014 on the end of the Caple, and install it in the UNIBUS IN slot of the expansion D011 backplane.
- . 2.5.6 Install the UNIEUS options that are going on the second UNIEUS per their installation manuals.
 - 2.5.7 Install the M9302 UNIBUS Terminator module in slot Ab of the last DD11 backplane.
 - 2.5.8 Install the UNIBUS Exerciser (UPE) module (M7855) from your field Service Spares Kit into an SPC slot in the expansion DD11 backplane. Remove the NPG jumper wire (CA1 to CB1) in the backplane slot where the UBE is located.

NOTE

UBE ADDRESS MUST BE SET FOR 770000 AND VECTOR SET FOR 510

SWLICHES	ADDRESS (E 125)	VECTUR (E 88)		
S1	CN	uN		
S2	CN	Ŭ#		
S3	Cn	UN		
3 4	CN	ÜN		
\$5	CN	OFF		
56	CN	urF		
S 7	Ca	UN		
នម	CA	OFE		

- 2.6 CHECK FOR POWER AND GROUND SHORTS IN EXPANSION BUX
- 2.7 CHECK REMOTE SENSE CABLE

Check that remote sense cable is connected from the CPU to the expansion cabinet.

- 2.8 POWER SYSTEM ON
- 2.8.1 Turn on all breakers.
- 2.8.2 Turn on key switch.

SECTION 3 HARDWARE CHECKOUT

3.1 EXAMINE THE BUFFER DATA PATH REGISTERS OF SECOND UNIBUS

There are three ouffer data path registers, and they are at the following addresses.

CSR1 F32004 CSK2 F32008 CSR3 F3200C

EX:

>>> E/P F32004

The register format of each of the registers is as follows.

 3.2 EXAMINE SCHE OF THE MAP REGISTERS OF THE SECOND UNIFUS
They fall into the addresses between F32600 and F32FFC and the registers have a format as follows.

F32800 to F32FFC 1221211 114 1311 not used | 1251 ------+--+---------1 Page Frame Number concatenated with cits<8:2> of the UNIBUS to form the 22 bit CMI Address. +-- DATA PATH NUMBER o o Direct Cata Path 0 1 Buffered Lata Path 1 1 0 Buffered Data Path 2 1 1 Buffered Data Path 3 BYTE CEFSET Used when addressing odd byte boundaries. VALID BIT If not set, treat cycle as a NOP.

- 3.3 EXAMINE THE IPEC REGISTERS
- 3.3.1 These registers are similar in function to the UET registers of the UBI module. They are physically located on the L0010 module, but accessed via the Second UNIBUS. Therefore if you can examine these registers you have proven you can access the Second UNIBUS, and it is not nung.

CMI ADDRESS	UNIEUS ADDERS
FBF460	772140
FBF462	772142
FBF4c4	772144
FBF460	172146
	FBF460 FBF462 FBF4c4

EX:

>>> £/*/P FBF460

NCTE

WHEN EXAMINING OR DEPOSITION THESE REGISTERS, USE ACFO LENGTH FURNAL RATHER THAN LONG WORD FORMAT.

EX: E/w FoF460

o epso

3.3.2 The following is a description of the IPEC registers:

ADDRESS REGISTER FRF460

This register contains sixteen of the address bits used during an NPR transfer initiated by control register 1. The upper two bits, 16 and 17, are contained in control register 1.

DATA REGISTER FBF462

This register has a duel funtion. For an NPR cycle it contains the data either sent or received by the NPR. For a BR cycle it contains the vector passed with the interrupt.

NPR - Setting this bit causes the device to do an NFR cycle with the data contained in the address and data registers. If the bit fails to clear ,it indicates that the device was unable to become bus master. This bit is also cleared by INIT.

CO, C1 - These bits determine what type of transfer will be done when NPR is set. They are as rollows.

C1	CC	
0	C	DATI
0	1	CATIP
1	L	DATO
1	1	CAICE

A17, A16 - These bits are the upper two bits of the address register. INIT does not clear these bits.

PB - Setting this bit simulates a memory parity error setting the BUS PE signal on the UNIBUS when the data register is read. This bit is cleared by INIT.

TO - This bit indicates that a UNIBUS transfer timed out and SSYN was not returned. It is reclocked every transfer, and cleared by INIT. READ ONLY.

PE - This bit indicates that BUS PB on the UNIBUS occured during a DATI. It is reclocked every DATI cycle, and also cleared by INIT. READ ONLY.

BR7-BR4 - These four bits cause the device to assert their respective BR requests, and attempt to interrupt at that level. They may be set in any combination to verify the arbitration logic. Once these bits are set the IPEC will attempt to interrupt until either the bit is cleared or the interrupt has taken place. These bits are not cleared by the interrupt taking place, and must be explicitally cleared by either writing a zero to the appropriate bit position, or by INII before they can be set again to initiate another interrupt.

ACIE - Inis bit is ACLO Interrupt Enable, when set, it will cause an interrupt to vector 1E4 on the leading edge of a UNIBUS ACLO signal (power going down) and again approximately 100 ms after the trailing edge of ACLO (power coming up). Cleared by INIT.

ACLG1 - This bit is set by a power fail condition, and causes an interrupt if ACIE is set. READ GNLY

INTOGNE - This bit indicates an interrupt has taken place that was caused by one of the BR bits being set. The bit is cleared by writing a (1) to it or by InIT.

INIT - This cit will initialize the internal logic of the IPEC when set. The output is undefined when read.

CONTROL REGISTER 2 FBF466

115|14|13|12|11|10|09|08|07|06|05|04|03|02|01|00| EIABBBBVVVVV ٧ X N C & R & R & 7 6 5 4 3 2 1 0 7 6 5 4 T 1 Ĺ A. D C ũ G 2 D N ε

va-v0 - These bits specify the vector to be used by an interrupt initiated by Control Register 2.
These bits are NOT cleared by INII.

BR7-BR4 - These bits cause the device to interrupt in the same manner as the BR bits in Control Register 1. Cleared by INIT.

ACLO2 - This bit when set will cause ACLO on the UNIBUS to be asserted for approximately 1.5 ms. The bit is self clearing. This bit is NOT affected by INIT.

INTDGNE - This bit works the same as the INTDGNE bit in Control Register 1, but for interrupts initiated by by the BR bits in Control Register 2. This bit is cleared by writing a one to it or by INIT.

EXIMOD - This bit is reserved for future use, should be zero when read. READ ONLY.

3.4 EXAMINE A UNIBUS EXERCISER REGISTER

Examine location FBF000, this will give you location 770000 on the second UNIBUS. For a description of what the bits in the UBE registers do, consult the UBE Users Manual.

By examining a UBE register you are checking that you can , get out to the BA box.

3.5 BOOT UP THE DIAGNOSTIC SUPERVISOR IN STANDALONE MODE

Minimum revision of the Diagnostic Supervisor that can be used is (6.4). EX:

B/10 XXXX

where (XXXX) is the boot device.

3.6 ATTACH THE DW750

This can be done in two ways, either by running the Autosizer program EVSBA or by doing a manual attach.

EX:1

DS> RUN EVSBA

DS> SELECT ALL

PAGE 9

EX:2

DS> ATTACH DW750 CMI DW1

DS> ATTACE UBE DW1 UBO 770000 510

DS> SELECT D#1

DS> SELECT UBO

3.7 RUN THE UBI/DW750 DIAGNOSTIC

A minimum of two passes of this diagnostic should be run. The program is called ECCEA, and should be REV 1.3 or higher.

EX:

DS> RUN ECCBA

03.8 RUN APPFORRIATE DIAGNOSTICS FOR DEVICES ON THE SECOND UNIBUS

Run whatever other appropriate diagnostics are necessary to verify the peripherals that were added to the DW750'S UNIBUS. These diagnostics can be determined by referring to the installation manuals for the added devics, looking them up in EVNDX, or by using the Diagnostic Supervisor help file as follows.

EX:

DS> HELP CEV XXXX

where (XXXX) is the device you want know about.

- 3.9 REMOVE THE UNIBUS EXERCISER MODULE
- 3.9.1 Remove the UBE module.
- 3.9.2 Replace the NPG jumper wire on the backplane (wire from pins CA1 to CB1 in slot where M7855 is installed).
- 3.9.3 Replace the Grant card back in it's original slot (slot D of an SPC slot).
- 3.10 BRING UP VMS AND RUN UETF

For information on setting up and running UETP refer to the VAX/VMS uETP User's Guide (AA-Db43A-TE)

3.11 RETURN SYSTEM TO CUSTOMER

L0005 CCS/WCS

THE CPU CONTPOL STORE (CCS) #60005

THE CPU CONTROL STORE CONTAINS THE MICROCODE ROWS FUR THE SYSTEM (6K BY 80 BITS), A "MEXT" ADDRESS LAICH, AND MISC. BANK SELECT AND PARITY GENERATOR LOGIC (HI NEXT FIELD GNLY).

THE CCS BOARD IS THE MOTHER BOARD FOR THE MCS (WEITEABLE CONTROL STORE) OPTION. THE MCS IS PRESSED ON THE PINS ON THE BOARD AND IF IT MUST BE REMOVED, USE A GRANI CARD AS A PRY BAR TO PREVENT IT FROM CRACKING. THERE IS A JUMPER ON SOME CCS BOARDS TO TIE BIT 13 OF THE "NEXT" FIELD OF THE MICROCODE LOW, IT MUST BE REMOVED TO ENABLE WCS-USE.

THERE IS NO DIAGNOSTIC TO TEST THE CCS ROM CONTENTS, THE BEST WAY TO DETERMINE THE CONDITION OF THE CCS IS TO DO A PARITY CHECK UNDER RDM MODE (RDM>PAR U) IF YOU GET A PARITY STOP AT CSAO 17FD, IT IS UK. (AS FAR AS WE CAN TELL) KEEP IN MIND THAT DIFFERENT REVS. OF CCS BOARDS WILL CAUSE FAILURES UNDER THE WRONG REV. OF DIAGNOSTICS. THE REV. OF THE CCS CAN BE DETERMINED BY EXAMINING THE IPR 3E SITS 9-15 (SID) THE NUMBER WILL BE IN HEX AND MUST BE CONVERTED TO DECIMAL TO BE ABLE TO INTERPRET THE REV. LEVEL (EXAM: 3E = REV 62) THE DPM MICRODIAGNOSTICS DO SOME MINOR INTEGRITY TESTS ON THE CCS IF YOU WANT TO RUN THEM, RUN ECKAB.EXE DPM MICPO'S.

THE CCS MICROCODE FIELDS CONNECT TO THE OPM, MIC, AND UEL MODULES THROUGH BACKPLANE WIRING.

THE ACS IF INSTALLED IS CONNECTED TO THE CMI.
THE WCS CAN BE TESTED USING THE LEVEL 3 DIAGNOSTIC ECKAX.EXE.

THE MODULE ALSO CONTAINS TWO USCILLATORS ONE 19.75 MHZ FOR THE SAC CHIP TO CREATE SYSTEM CLOCKS, AND ONE 1 4HZ FOR THE TOK CHIP'S COUNTER.

THE CCS MODULE HAS NO GATE ARRAYS.

THE KU750 WRITEABLE CONTROL STORE OPTION IS DESIGNED TO ALLOW THE LOADING OF OPTIONAL MICROCODE TO HANDLE FLOATING GRAND AND HUGE INSTRUCTIONS NOT NORMALLY SUPPORTED BY THE BASIC CPU MICROCODE. THE WCS WILL ALSO ALLOW THE LOADING OF CUSTOMER WRITTEN ROUTINES IN MICROCODE PROVIDED THAT THE CODE IS WRITTEN IN THE PROPER FORMAT AND CARE IS TAKEN TO CALCULATE CORRECT MICRO-FIELD USAGE AND PARITY.

THE WCS IS LOADED VIA THE CMI BUS FROM ADDRESSES BEGINNING FROM FOODOD. EACH MICRO WORD WILL REQUIRE FOUR WRITES ACROSS THE CMI TO ASSEMBLE ALL 80 BITS. IF THE CODE IS DIGITAL'S FLOATING POINT OPTIONAL PACKAGE THEN A LOADER ROUTINE WILL BE PROVIDED ON A CASSETTE TAPE AND INSTRUCTIONS WILL BE GIVEN EXPLAINING HOW TO MAKE THE LUADING PROCESS A PART OF THE STARTUP COMMAND PROCEEDURE.

INSTALLATION: THE WCS IS A SMALL PC BOARD WITH RAM CHIPS ON IT AND HAS NO METAL FRAMEWORK OR HANDLES. IT IS INSTALLED "PIGGYBACK" ON THE CONTPOL STORE (CCS 60005) MGDULE BY FIRST REMOVING THE PUSH ON JUMPER (IF INSTALLED) FROM THE PINS PROTRUDING FROM THE CCS BOARD. THIS JUMPER WAS INSERTED BY MANUFACTURING TO TIE BIT 13 OF THE CONTROL STORE "NEXT" FIELD TO GROUND THUS PREVENTING ACCESS OF MICRO ADDRESSES IN THE WCS RANGE (2000 1) FROM BEING ACCESSED WITHOUT WCS INSTALLED. NEXT REMOVE (IF INSTALLED) THE PLASTIC PIN GUARDS FROM THE PIN PORTS ON THE CCS. THESE GUARDS SERVED TO PROTECT THE PINS AND ALSO ASSURE THEY ARE STRAIGHT. THE WCS MEST BE C A R E F U L L Y PRESSED DOWN AGAINST THE CCS AND SECURED BY TWO NYLON SCREWS PROVIDED IN THE KIT. FINALLY RE-INSTALL THE CCS MODULE IN THE CPU.

NOTE: THIS TEXT IS INTENDED TO BE A REMINDER OF THE BASIC INSTALLATION PROCEEDURE AND SHOULD NOT BE SUBSTITUTED FOR THE KU750 INSTALLATION GUIDE IN ANY WAY...

TESTING AND DIAGNOSIS: THE WCS CAN BE TESTED BY RUNNING THE LEVEL 3 MACRO DIAGNOSTIC ECKAX.EXE THIS TEST SHOULD BE RUN IN THE MANUAL MODE (DS>R ECKAX/SEC: MANUAL) AND THE WCS FORMATTING TEST WILL GIVE A "LAST ADDRESS" OF WCS. THIS ADDRESS SHOULD BE REMEMBERED AND USED IN THE ATTACH COMMAND FOR THE KA750 CPU.

IF THE DIAGNOSTIC FAILS AND THE CPU IS KNOWN TO BE IN GOOD CONDITION, THEN THE WCS MUST BE REPLACED.

TECH TIP: WHEN REPLACING THE WCS USE A G727 UNIBUS GRANT CAPD AS A PRY BAR TO EVENLY DISTRIBUTE THE PRESSURE OF REMOVAL. IF A SCREWDRIVER IS USED, THERE IS A VERY GOOD CHANCE THAT YOU WILL CRACK THE PC BOARD.

NOTE: THE WCS IS NOT GOING TO BE STOCKED IN YOUR FIELD SPARES KITS DUE TO THE PROJECTED LOW DEMAND FOR THIS OPTIOM, THEREFORE IT IS BEFT JP TO YOUR INDIVIOUAL OFFICES TO KEEP A SPARE ON HAND IF YOU SUPPORT THE OPTION.

USER ACCESS: FOR A USER TO ACCESS A USER WRITTEN MICROCCDE ROUTINE IN THE WCS, HE/SHE MUST FIRST BE SURE THAT THE REQUIRED MICROCODE IS LOADED. IN THE MACRO PROGRAM THAT IS ATTEMPTING ACCESS WCS HE/SHE MUST USE A "XFC" NATIVE MODE INSTRUCTION. THE XFC (EXTENDED FUNCTION CALL) INSTRUCTION WILL SEND US TO SCBB+14 AND THE LOWER TWO BITS OF THE VECTOR ADDRESS AT THAT LOCATION MUST BE LOUAL 10 2. IF THIS IS THE CASE WE WILL TRAP TO MCS LOCATION 2001 AND HOPEFULLY PICK UP THE FIRST MICROWORD OF OUR ROUTINE. TO RETURN TO CCS AFTER EXECUTION OF THE MICROROUTINE WE SIMPLY HAVE TO HAVE A CCS ADDRESS IN THE "NEXT" FIELD OF OUR FINAL MICROWORD IN MCS. OBVIOUSLY SOME CARE MUST BE GIVEN IN THE SELECTION OF A RETURN ADDRESS AND THE USER IN ANY CASE SHOULD RESEARCH THE SUBJECT THUROUGHLY AND REFER TO THE ASSOCIATED DOCUMENTATION BEFORE ATTEMPTING AN ADVENTURE OF THIS MAGNATUDE.

NOTE: CUSTOMER WRITTEN MICROCODE IS NOT SUPPORTED BY D.E.C.

L0006 RDM/MTM

RDM/MTM SLOT 6). THE REMOTE DIAGNOSTIC 400ULE (RDM) #L0006 (F.S.)
THE MAINTENANCE TOOL MODULE (4T4) #L0006 YA (CUST.)

THE REMOTE DIAGNOSTIC MODULE IS CONSIDERED A DIAGNOSTIC TOOL. IT IS NEVER CUSTOMER OWNED OR REPAIRED ON CUSTOMER TIME! O.E.M. CUSTOMERS CAN PURCHASE A SPECIAL MODULE CALLED THE MTM MODULE WHICH ALLOWS RUNNING MICRO-DIAGNOSTICS BUT DOES NOT ALLOW CONNECTION TO THE DDC CENTERS.

THE RDM ALLOWS RUNNING THE MICRODIAGNOSTICS, AND REMOTE DIAGNOSIS FROM THE ODC CENTERS. WHEN THE RDM IS INSTALLED, THE TU-58 AND CONSOLE SIGNAL CABLES ON THE BACKPLANE MUST BE MOVED TO THE RIGHT SIDE (VIEWED FROM THE REAR) OF THE FINS IN SLOT 6. THIS ALLOWS THE CONSOLE TO TALK DIRECTLY TO THE RDM BOARD, AND THE TU-58 TO LOAD MICRO-DIAGNOSTIC PROGRAMS DIRECTLY INTO THE RAM ON THE RDM BOARD OR LEVEL 4 MACRO-DIAGNOSTICS THROUGH THE RDM INTO MAIN MEMORY.

WHEN IN CONSOLE I/O MODE, (>>>) A TP THEN TO WILL ENTER RDM MODE (RDM>). WHEN A MICRODIAGNOSTIC TAPE IS LOADED, THE FIRST PROGRAM TO LOAD IS ECKAA.EXE OUR MICRO MONITOR. ONCE LOADED, THE MICMON HANDLES THE DIAGNOSTIC EXECUTION AND HAS QUITE A FEW OF IT'S OWN UNIQUE COMMANDS. THE DIAGNOSTIC MINI REFERENCE GUIDE LISTS THE COMMANDS UNDER MICMON (MIC>). THE MICMON CAN BE LOADED BY ITSELF UNDER RDM MODE BY THE COMMAND RDM>TE/C <CR>


NOTE: MICRO-DIAGNOSTICS REV. 4.XX AND UP HAVE ECKAF.EXE
THE RDM'S OWN INTERNAL DIAGNOSTIC AT THE END OF EACH
TAPE. TO RUN THE RDM DIAGNOSTIC YOU AUST USE A NEW
COMMAND UNDER MICMON, (MIC>DI DM <CR>)
*** THIS DIAGNOSTIC MUST BE RUN IN A KNOWN GOOD CPL! ***

THE RDM MODULE CONNECTS DIRECTLY TO THE CMI TO ALLOW TROUBLESHOOTING ANY MODULE LOCATED ON THE CMI BUS. *** THE RDM HAS THE HIGHEST CMI PRIORITY OF ANY NEXUS *** IT IS ALSO CONNECTED TO THE W BUS.

THE RDM MODULE HAS NO GATE ARRAYS.

CONTROL KEY FUNCTIONS, RDM

Control	D	Enter RDM console mode
Control	P	Enter console mode
Control	U	Abort current command line
Control	0	Inhibit printing of text
Control	R	Retype current command line
Control	C	Cancel current function (repeat console command)
Control	S	Disable CPU output to active terminal
Control	Q .	Continue output to terminal after Control S



Remote Diagnostic Block Diagram

OPTIONS SLOTS #7,8,9) OPTION SLOTS

THESE SLOTS CAN BE USED TO INSTALL ANY OF THE CURRENT CPU OPTIONS AVAILABLE. (EXCLUDING THE FPA VHICH MUST BE INSTALLED IN SLOT #1) THE MUST COMMON OPTION IN THESE SLOTS IS THE MASBUS ADAPTER (MBA) OPTION. WHEN AN OPTION IS INSTALLED THE GRANT JUMPERS ON THE BACKPLANE MUST BE REMOVED FOR THAT SLOT AND THE APPROPRIATE ARBITRATION JUMPERS MUST BE SET UP IN ACCORDANCE WITH THE OPTION INSTALLATION GUIDE. OPTIONS AVAILABLE INCLUDE THE MASBUS ADAPTER (MBA), AND A SECOND UNIBUS ADAPTER (SUB), THE SECOND UNIBUS DOES NOT HAVE "CON" CHIPS OR AN "INT" CHIP ON IT, THUS IT IS REFERRED TO AS A "SUB" (SECOND UNIBUS) ADAPTER. THE PURPOSE OF THIS SECOND UNIBUS IS TO ALLOW CONNECTION OF MURE UNIBUS DEVICES.

PLEASE NOTE: THAT THE SYSTEM CANNOT BE BOOTED FROM ANY DEVICES ON THE SECOND UNIBUS.

L0007 MBA

THE RH750 MASSBUS ADAPTER IS A GENERAL PURPOSE INTERFACE BETWEEN THE CMI AND THE HIGH SPEED MASSBUS DRIVES. IT INTERFACES THE 32 BIT CMI DATA PATH TO THE 16 BIT DATA PATH OF THE MASSBUS.

GATE ARRAYS:

MIP: MASSBUS DATA PATH (8 CHIPS)
RESPONSIBLE FOR ROUTING DATA AND ADDRESS INFORMATION
TO AND FROM THE CMI AND MASSBUS. EACH CHIP HANDLES 4
BITS EACH. ALSO TELL WHICH MBA YOU ARE LOUKIN FOR

MDC: MASSBUS DATA PATH CONTROL CHIP (1)
CONTROLS AND MAINTAINS STATUS ON MAP PARITY AND VALIDITY.
IT DETECTS THE BEGINNING AND END OF A DATA TRANSFER, AND
MAINTAINS THE STATUS ON THE SUCCESS OF EACH TRANSFER.

MCI: MASSBUS CMI INTERFACE CONTROL (1)
HANDLES ARBITRATION, COMMAND/ADDRESS CONTROL, STATUS
GENERATION AND CHECKING INTERUPTS.

MRC: MASSBUS REGISTER CONTROL (1)
DETECTS THE INITIATION OF DATA TRANSFERS AND PRODUCES
THE DATA TRANSFER FUNCTION CODES. IT ALSO PRODUCES
THE CONTROL SIGNALS FOR THE MASSBUS CONTROL BUS.

MSC: MASSBUS SILO CONTROL CHIP (1)
CONTAINS THE REGISTERS NEEDED TO ADDRESS THE 32 BYTES
OF SILO RAM, AND THE LOGIC USED TO DETECT SILO EMPTY
AND SILO FULL. IT CONTROLS THE GENERATION AND CHECKING
OF SILO AND MASSBUS DATA BUS PARITY. THE CMI DATA MASK
IS GENERATED HERE AS IS THE CONTROL FIELD FOR CONTROLLING
THE FLOW OF DATA IN THE MDP CHIPS.


THE BUSSES:

CONTROL BUS: THE MASSBUS CONTROL BUS IS AN ASYNCHRONOUS BUS LINKING THE DRIVE CONTROL/STATUS REGISTERS WITH THE CPU. THE CONTROL BUS IS INDEPENDANT OF THE DATA BUS, ALLOWING NON DATA TRANSFER OPERATIONS TO BE INITIATED WHILE A DATA TRANSFER IS IN PROGRESS. THERE ARE 31 SIGNAL LINES.

DATA BUS: THE MASSBUS DATA BUS IS A HIGH SPEED SYNCHRONOUS BUS USE FOR TRANSFERRING BLOCKS OF DATA. THE MBA MUST BUFFER THE DATA AND GENERATE MEMORY ADDRESSES. THERE ARE 23 SIGNAL LINES.

INTERNAL BUS: INTERFACES ALL THE INTERNAL SIGNALS THAT CONTROL THE ADAPTER. THERE ARE 32 SIGNAL LIMES.

	(TOP) THE MBA MODI	JLE #L0007		1
	I MSC I			
		I MDP3 I	I MOP2 I	
		MDP4	MDP1	, ·
1	I MRC I	i MDP8 i	MDP5	
	i MCI i	MDP7	I MDP6 I	
	I MDC I			
. !				i — i —
. !				
} 	,			
. 1				



RH-750 MBA Simplified Block Diagram

MASSHUS ADAPTER INSTALLATION JUMPERS

MBA'S MUST BE SET UP FOR PROPER:

- 1. SILO TRANSFER RATE
- 2. MBA NUMBER IDENTIFICATION (MBAO, MBA1 OR MBA2)
- 3. CMI ARBITRATION LEVEL (1,2 OR 3)
- 1. BEFORE ANY MBA INSTALLATION, FIRST REMOVE ALL BG JUNGERS FROM THE DESIRED SLOT. (PREFERABLY SLOT 9 IF THIS IS THE FIRST HEA)
- 2. SILO TRANSFER RATE INVOLVES A SINGLE JUMPER BETWEEN PINS 43 AND 45 OF THE DESIRED SLOT. THIS JUMPER MUST BE INSTALLED IN ALL SLOTS CONTAINING MBA'S. SECTION A OF THE DESIRED SLOT.
- 3. MBA IDENTIFICATION JUMPERS ARE REQUIRED TO INFORM THE CPU WHICH ABA IS IN WHICH SLOT. THE JUMPERS ARE INSTALLED AS FOLLOWS:

ALL JUMPERS INSTALLED IN SECTION A OF THE DESIRED SLOT

MBAO AS RELATED TO DEVICE CODE DEAX:

JUMPER PINS 51 TO 53 AND 52 TO 54 TO SELECT MBAD

MBA1 AS RELATED TO DEVICE CODE DEBX:

JUMPER PINS 51 TO 53 ONLY TO SELECT MEAT

MBA2 AS RELATED TO DEVICE CODE DBCX:

JUMPER PINS 52 TO 54 ONLY TO SELECT MBA2

4. CMI ARBITRATION JUMPERS ARE TO ESTABLISH A CMI PRIORITY LEVEL FOR THE MBA. KEEP IN MIND THAT IN THE 11/750 THE MBA'S USE THE UNIBUS BR5/BG5 LINES TO INTERUPT THE CPU, THUS SOME THOUGHT MUST BE GIVEN TO WHAT LEVEL TO ASSIGN TO WHICH SLOT.

NOTE: BASICALLY THE HIGHER THE SLOT NUMBER, THE HIGHER THE CAT ARB LEVEL. (THIS IS ONLY A GOOD RULE OF THUMB, NOT A REQUIREMENT.)

ALSO SOME THOUGHT SHOULD BE GIVEN TO ACCESS OF CABLES ON THE BACKPLANE WHEN INSTALLING OTHER OPTIONS.

THERE ARE THREE CMI ARBITRATION LEVELS ASSIGNED TO MBA'S. THEY ARE AS FOLLOWS:

CMI ARB LEVEL 3: INSTALL JUMPER 62 TO 64 SECTION A

61 . 62,

CMI ARB LEVEL 2: INSTALL JUMPERS 60 TO 62 AD 63 TO 64 SECTION A

59 . . . 50

53 **. . .** 04

CHI ARH DEVEL 1: IMSTAGE JUMPERS 60 TO 62, of TO 63 WARD 64 TO 60 SECTION A

IF OTHER DEVICES ARE TO BE INSTALLED IN THE OPTION SLOTS, THERE ARE THO MORE CMI ARB LEVELS RESERVED FOR FUTURE USE.

CMI ARE GEVEL 5: INSTAUL JUMPER 55 TO 57 SECTION A

55 . 56

57 . . 58

AND CMI ARB LEVEL 6: INSTAUL JUMPER 57 TO 59
SECTION A

57 🙃 . 58

59 . 60

EXAMPLES OF RECOMMENDED MASSBUS ADAPTER JUMPER COMPIGURATIONS

SECTION A OF DESIRED SLOT

MHEN INSTAULING AN OPTION, ALL BG JUAPERS MUST BE REMUZED FROM THAT SLOT!

	SILO TRANSFER RATE JUMPERS	
43 7 . 44	43 7 . 44	43 7 . 44
45 . 46	45 . 46	45 46
47 48	47 48	47 48
49 50	49 50	49 50
51 . 52 A6A2	51 . 52 AFA1 53 . 54	51 7 52 MBAO
53 54	53 54	53 54 MBAO
55 56	55 56	55 56
57 58	57 58	56 58
59 . 7 60	59 . 760	59 60
61 62 CMI ARG 1	61 62 CMI AFB 2	61 . 62 CMI ARS 3
63 L 7 64 ARG 1	63 64	53 64
ö5 oö	65 66	65 ċo
SLOT 7	SCOT 8	scot 9
Fzcooo	FZHOUG	F28000

L0011/16 CMC

CAC SLUT #10). THE CPU MEMORY CONTROLLER (CAC) #L0011 OR #L0015

FIRST NOTE THAT THE SOARD MUMBER IN THIS SLOT IS LOUIS OR LOUIS NOT 10.

THE CPU MEMORY CONTROLLER MODULE CONTAINS IT'S OWN MICROCODE TO CONTROL MEMORY REFRESHES, DATA BUFFERING, SELECT TIMING (CAS AND RAS). THE BOARD CONTAINS ERROR CHECKING AND CURRECTING LOGIC, STATUS REGISTERS, CONFIGURATION STATUS LOGIC, AND THE BOOTSTRAP ROMS.

STATUS REGISTERS: CSRO F20000 (ERROR LATCHING REGISTER)
CSR1 F20004 (DIAGNOSTIC REGISTER)
CSR2 F20008 (MEMORY MAP REGISTER)

BOOTSTRAP ROMS: ROM SOCKET A F20400 ROM SOCKET B F20500 ROM SOCKET C F20600 RUM SOCKET D F20700

NOTE: WHEN EXAMINING THE ROMS IN THIER SOCKETS, THE LOW WORD OF THE FIRST LOCATION WILL CONTAIN THE ASCIL' EQUIVALENT OF THE DEVICE TYPE MNEADNIC FOR THAT FOM.

EXAMPLE: >>>E/L/P F20400

 $P = 00F2u400 \times X \times XX + 44 + 44 = DD = (DDAQ)$

THE CMC IS CONNECTED TO THE CMI AND THE MEMORY BUS.

THE LEVEL 3 DIAGNOSTIC ECKAM.EXE TAPE #5 WILL TEST THE MEMORY AND CONTROLLER. PLEASE NOTE THAT THE DIAGNOSTIC WILL TEST ONLY ARRAYS 1-7, TO TEST ARRAY 0, YOU MUST EITHER SWAP POSITIONS WITH ANOTHER BOARD OR RUN THE MIC MICRODIAGNOSTIC (ECKAC.EXE TAPE #2).

THE CMC HAS TWO AVAILABLE VERSIONS:

LOO11: SUPPORTS M8728 256 KB ARRAYS ONLY (MAX. 2 MB'S)
LOO16: SUPPORTS BOTH M8728 AND M8750 400ULES
(M8750 IS A 1 MEGABYTE ARRAY GIVING US A MAX.
OF 8 MB'S)
IF BOTH TYPES ARE MIXED, THE 48728'S MUST BE
INSTALLED DIRECTLY AFTER THE 1 MEG BOARDS.

NOTE: THE LOOIS CMC MODULE REQUIRES A REV. C BACKPLANE WHICH EMABLES THE USE OF BIT 24 OF THE CAI ADDRESS. THE REV. CAN BE DETERMINED BY EXAMINING THE SYSTEM I.D. PEGISTER

>>>E/I 3E

I 0000003E 02 00 XX X8

AT 3 INDICATES A REV C BACKPHANE (SEE THE REVIOUS DOCUMENT)

GATEARRAYS: MAP, NOL, MEC

(TOP) THE CMC MODULE #LOO11 OR #LOO16	·	j
	1 4EC1 1	
1 MDL3 1 1 MDL4 1	MEC2	
MDL2	MDG1	-
O> GREEN LED (POWER)	MAP/HADI	•
O> RED LED (MEMORY CONFIGURATION ERF	UR)	
		ı -
1 1 1		1-
	181 141	
BOOT RO	ums	

MEMORY ADDRESS PROCESSER CHIP

MAP = L0011 MAD = L0016

THE MAP/MAD CHIP PERFORMS THE DECODING OF ADDRESS BITS TO ENABLE MEMORY ARRAYS, DETECT NXM'S, SIZE MEMOPY ARRAY BOARD POPULATIONS, AND DETERMINE STARTING ADDRESS OFFSET. THE MAP/MAD CHIP ISSUES NXM STATUS ON THE CHI, AND LIGHTS THE RED LED IF IT DETECTS AN ILLEGAL CONFIGURATION OF MEMORY.

PART NUMBER: 19-14706

BEST DIAGNOSTICS: MIC MICRO'S ECKAC. EXE

MS750 MACRO ECKAM.EXE (LEVEL 3)

MODULE: CMC GATE ARRAY: MAP

	MAP			
CMI DATA 191		LCMCK STA 19		
CMI DATA 172	0 10-47	-CMCK STA 23		
CMI DATA 183I		CMCK STA 21		
CMI DATA 20_4_1		CMCK STA 20		
CMCF LATCH IAR5_01	10_44	LCMCK STA 17		
CMCU MEMORY PRESENT6_0		B_CMCK STA 22		
CMI DATA 227_1		2_INTERNAL BUS	MEMORY FRESE	1.T 7
CMI DATA 21_8_1		LENGP3 7		
CMI DATA 2391		LCHCK STA 19		
INTERNAL BUS MEMORY PRESENT 1_10_01	10_39	JINTERNAL BUS	MEMORY PRESE	NT 2
FNGP3 1_11_01	138	3_GROUND		
. VGA_121	10-37	7_INTERNAL BUS	MEMORY PHESE	NT 4
VCC_13I	10_36	SLINTERNAL BUS	MEMORY PRESE	NT 3
INTERNAL BUS MEMORY PRESENT 0_14_01		S-GROUND		
FNGP3 0_15_01		4_FNGP3 2		
INTERNAL BUS ADDRESS YEM SEL2_16_01		BLINTERNAL BUS	MEMURY PRESE	NT 5
INTERNAL BUS ADDRESS MEM SEL1_17_01		2_FMGP3 5		
INTERNAL BUS ADDRESS MEM SEL3_18_0		LFNGP3 6		
INTERNAL aus address mem selo_19_01	10_30	LINTERNAL BUS	MEMORY PRESE	NT 6
il_20		FNGP3 4		
N_21				
INTERNAL BUS ADDRESS MEM SEL5_22_01		7_FNGP3 3		
INTERNAL BUS ADDRESS MEM SEL4_23_01		S-CMCF MAR GAT	CH	
INTERNAL BUS ADDRESS MEM SEL6_24_0	() 10_25	LINTERNAL BUS	ADDRESS MEM	SEL7
ā				

THIS SIDE TOWARDS FINGERS ON BOARD

MOL: 4EMORY DATA LOOP CHIPS

THE MOL CHIPS FUNCTION LIKE THE MOR CHIPS ON THE MIC MODULE, THEY PASS ALL DATA AND ADDRESSES TO AND FROM THE CMI AND INTERNAL MEMORY BUSES. THEY PROVIDE VARIOUS STATUS REGISTERS (CSR'S), AND A PATH FOR THE BOOTSTRAP ROMS TO MEMORY.

4 CHIPS CHIP BIT SLICE
MDL 1 <7-0>
MDL 2 <15-8>
MDL 3 <23-16>
MDL 4 <31-24>

PART NUMBER: 19-14707

BEST DIAGNOSTICS: MIC MICRO'S ECKAC. EXE

MS750 MACRO ECKAM.EXE (LEVEL 3)

MODULE: CMC GATE ARRAY: MDL (1 THROUGH 4)

```
4DL (1 THROUGH 4)
         CMI DATA 06,14,22,30__1<>-----48_LATCH IAR
         CMI DATA 00,08,16,24-2<>1 o
                                            10_47_INIT F
                                            I<>45_CMI DATA 02,10,18,26
                  N, A08, A16, N__3__1
                                            1<>45_CMI DATA 01,09,17,25
      LATCH REG 2 MDL 0,1,2,3-4-1
         MDL OUTPUT CONTROL 2-5-01
                                            1<>44_CMI DATA 07,15,23,31
                LATCH AUX MAR__6__!
                                            1__43_CMI DR ENABLE
                                            I<>42_CMI DATA 05,13,21,29
                             N__7__1
         A03, A11, A19, CSR 1-27_3_1
                                            I<>41_CMI DATA 03,11,19,27
         MDL OUTPUT CONTROL 1__9_01
                                            I__40_LATCH MDR
           N, A09, A17, CSR 1-25_10__1
                                            1<>39_CMI DATA 04,12,20,28
         A02, A10, A18, CSR 1-26_11__[
                                            1__38_GROUND
                                            10_37_CSR WR CY
                           VGA_12__ |
                                            1-36-DR ENABLE 0,1,2,3
                           VCC_13__1
                                             1__35_GROUND
N, MDL1 ADD HIT, MDL2 ADD HIT, N-14-1
                                          <>lo_34_INTERNAL BUS 0507,15,23,31 RD
    VGA, VGA, GRND, GRND (IDENT) 15-01
                                          <>10_33_INTERNAL BUS DB06,14,22,30 RD
    VGA, GRND, VGA, GRND (IDENT)_16_01
         A04, A12, A20, CSR 1-28_17__1
                                          <>10_32_INTERNAL BUS DB05,13,21,29 RD
                A06,A14,A22,N_19__|
                                          <>10_31_INTERNAL BUS DB00,08,18,24 PD
                                          <>10_30_INTERNAL BUS DB01,09,17,25 RD
         AG7, A15, A23, CSR 0-31-19-1
                                          <>10_29_INTERNAL BUS 0603,11,19,27 RD
                 405,A13,A21,N_20__|
                                             1__28_ROM DATA 3
      LATCH REG 1 MDL 0,1,2,3_21__1
                                          <>lo_27_INTERNAL BUS DB02 RD
N, MDL1 ERR HIT, MDL2 ERR HIT, N_22__1
                                             1__26_ROM DATA 2
                    ROM DATA 0_23__1
INTERNAL BUS DB04,12,20,28 RD_24_0 ()
                                             I--25-ROM DATA 1
```

THIS SIDE TOWARDS FINGERS ON BOARD

MEC:

MEMORY ERROR CORRECTION CHIPS

DETECT AND CORRECT ALL SINGLE BIT MEMORY ERRORS USING THE MODIFIED HAMMING CODE AND SYNDROME BITS. AND DETECT DOUBLE BIT ERRORS (UNCORRECTABLE).

2 CHIPS

CHIP

BIT SLICES

MEC 1

<15-0> <31-16>

PART NUMBER: 19-14705

BEST DIAGNOSTICS: MIC MICRO'S ECKAC. EXE

MS750 MACRO ECKAM. EXE (LEVEL 3)

HODULE: CMC

GATE ARRAY: MEC (1 AND 2)

MEC (1 AND 2)

```
MEC LATCH DATA IN_1__----<>-0_48_INTERNAL_BUS_DB10,26 RD
OUTPUT BYTEO LOWNORD, HIGHWORD ___ 0
                                          <>10_47_INTERNAL_BUS_0806,24 RD
             MEC LATCH OUTPUT__3_0|
                                          <>lo_46_INTERNAL_BUS_DB15,31 kD
      INTERNAL_BUS_DB05,21 RD__4_o!<>
                                            10-45-MEC LATCH OUIPUT
      INTERNAL_BUS_DB01,17 RD__5_0 | <>
                                          <>lo_44_INTERNAL_9US_DB12,28 kD
      INTERNAL_BUS_D807,23 RD__6_0 (<>
                                          <>10_43_INTERNAL_3US_DB14,30 RD
                            N--7--1
                                          <>10_42_INTERNAL_BUS_Db13,29 FD
      INTERNAL_BUS_DB03,19 RD__8_01<>
                                            I-41-OUTPUT BYTE 1 LOWD, HIND
      INTERNAL_BUS_DB02,18 RD__9_0/<>
                                          <>lo_40_INTERNAG_BUS_D509,25 RD
      INTERNAL_BUS_DB00,16 RD_10_01<>
                                          <>10_39_INTERNAL_BUS_DB11,27 ED
      INTERNAL_BUS_DB04,20 RD_11_0/<>
                                            I__38_GROUND
                           VGA_12__!
                                            10_37_CORRECT DISABLE
                           VCC_13__!
                                          <>lo_36_INTERNAL_3US_CB02 RD,P SYND02
      INTERNAL_BUS_DB06,22 RD_14_01<>
                                            1__35_GROUND
               N,SINGLE ERROR_15_01
                                            1-34-VGA, HINDRO OUTPUT CB SYNDROME
                      N, ERROR_16_0|
                                            1__33_LOWWORD GEN, GRND
P SYNDROME I, INTL BUS CB I RD_17_01
                                          <>lo_32_INTERNAU_BUS_CB01 RD,P SYND01
P SYNDRUMEO1, INTL BUS CB01 RD_18_01
                                          <>io_31_INTERNAL_SUS_CEO8 RD,P SYNDUS
P SYNDROME04, INTL BUS CSU4 RD_19_01
                                          <>Io_30_INTERNAL_BUS_CB16 RO,P SYND16
P SYNDROME16, INTL BUS CB16 RD_20_01
                                          <>10_29_INTERNAL_BUS_CB T RE,F SYND T
P SYNDROMEO2, INTL BUS CB02 RD_21_01
                                          <>10-28-INTERNAL_BUS_CB04 FD.P SYND04
P SYNDROME32, INTL BUS C332 RD_22_01
                                          <>10_27_INTERNAL_BUS_CB32 RD,P SYND32
                     VGA, GRND_23_01
                                            1-26-LOW WORD OUTPUT CB BUS, GRND
LOWMORD LATCH CB REGISTER, VGA_24_01
                                       ()
                                            10-25-P SYNDRO4E08, INTL EUS CBOR RD
```

THIS SIDE TOWARDS FINGERS ON BOARD

M9313 UET

MPR READ (DATI) USING MAP 0, 809 1, PER 6

>>>D/I 37 1

:INIT

>>>D/W/P F30004 1

>>>D/L/P F30800 80200008 :SET UP MAP 0, VALID, PFN = 1000 PFN = 8

>>>D/P/L 1000 12345678 :CATA >>>D/W/P FFF460 0 :SET UP UNIBUS ADDRESS

>>>U/#/P FFF464 1

:SFT NPR "GO" 3IT

TEST THE RESULTS:

>>>E/W FFF462

Should get:5678

INCREMENT UET ADDRESS REGISTER:

>>>0/W/P FFF460 2

>>>D/W/P FFF464 1

TEST THE SECOND RESULT:

>>>E/W FFF462

Should get:1234

OTHER DATA PATHS AND MAP FIELDS CAN BE USED BY SUBSTITUTING THE DATA AT THE "***" FOR THE FOLLOWING: BDP2 = 80400008 BDP3 = 80600008

DIRECT DP = 80000008

MANY OTHER EXAMPLES CAN BE TRIED USING THIS FORMAT:

NPR WRITE (DATC or DATOB)

A). LOAD ADDRESS REGISTER FFF460

B). LOAD DATA REGISTER FFF462

C). LOAD CONTROL REGISTER FFF464 WITH THE FOLLOWING:

CR<0>=1

CR<2,1>=DATU or DATG3 (See Chart)

CR<4,3>=A17,A16 (Address bits 17 and 16)

MPR READ (DATI or DATIP)

4). LOAD ADDRESS REGISTER FFF460

B). LOAD CONTROL REGISTER FFF464 WITH THE FOLLOWING:

CR<0>=1

CR<2,1>=DATI or DATIP (See Chart)

CR<4,3>=A17,A16 (Address bits 17 and 16)

B.R.

A). LOAD DATA REGISTER WITH VECTOR ADDRESS

a). LCAD CONTROL REGISTER WITH THE FOLLOWING:

CR<11-8>=8R LEVEL (Example:CR<8>=1; = 984)

FUNCTION CHAPT:

C1 | C0


ITAG = 0 + 0

 $0 \mid 1 = DATIP$

1 + 0 = JATO

1 | 1 = DATGE

									•								
FFF460	115	114	 13 	 12 	111	 10	109	108	1 107 1.	 ù6 	105	 04 	 03 	102	101	100	
•					UET	UNI	aus (ADDR	ESS f	REGIS	TER	•					•
FFF462	115	114	 13 	 12 	11	110	1 109 1	109	107	 06	105	104	103	102	101	100	1
					UET	UNI	BUS 1	DATA	REG	ISTE	?	-	***************************************			, = + + =	•



SUFFERED DATA PATH CSR'S

BDP 1 = $F300$	04 BOP 2	= F30008	30P 3 = F30) 00C
	BITS 1	THROUGH 28	ARE NOT USED	1 01
A A A			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	^
1 1 1			•	t
ERROR BIT				PURGE FIT
COR OF BITS 30 AND	29)	IF	UNIBUS DATA:	SEND IT TO THE CMI
1 1			IF CMI DATA:	CLEAR THE SUFFER
NXM I				
HCF				

CMI MAP DATA FIELDS ADDRESSES F30800 THROUGH F30FFC

1	1	TOF	ŧ	TONI	1	1 1	NOT	1				
IV	ł	USED	. 10	IUSEC	9CI C	IDPI	USED	i	PAGE	FRA	ø €	NUMBER
1	i		1	1	1	1 1		j				
			-		-	-						
			1			ł						
ALID	BIT		- 1		DATA	PATH	i select i	BITS				
THIS	MAP	VALID	: 1		(SEE	THE	CHART)		>	BIT :	22	1 21
			1				•					
		BYTE	OFFSEI	TIE :			DIR	ECT DA	TA PA	r4 =	0	1 0
	USI	ED TO	ACCESS	ann			BUF	F DATA	PATH	1 =	0	1 1
		BYTE	BOUNDA	RIÉS			BUF	F DATA	HIAS	2 =	1	iò
								F DATA		-	_	•

DIAGNOSTICS

DIAGNOSTICS AND LEVELS

THE SPECIFIC LEVELS OF ALL DIAGNOSTICS CAN BE FOUND IN EVNDX ON MICROFICHE.

DIAGNOSTIC LEVELS

- LEVEL 1) RUNS ONLINE ONLY, WITHOUT DIAG. SUPERVISOR. (UETP, ERRLOG, SDA ETC.)
- LEVEL 2) RUNS ONLINE OR OFFLINE, UNDER DIAG. SUPERVISOR.

 (DISK FORMATTERS OR DEVICE RELIABILITY ETC.)
- LEVEL 2R) RUNS ONLINE ONLY, WITH DIAG, SUPERVISOR.

 (RESTRICTED DUE TO REQUIRED DEVICE DRIVER UNDER VMS)
- LEVEL 3) RUNS OFFLINE ONLY, UNDER DIAG. SUPERVISOR. (MAJORITY OF DIAGNOSTICS FOR REPAIR LEVEL)
- LEVEL 4) RUNS OFFLINE ONLY, WITHOUT DIAG. SUPERVISOR. (STANDALONE AND BOOTABLE DIAGNOSTICS)
- LEVEL 5) MICRO-DIAGNOSTICS

DISTRIBUTION OF DIAGNOSTICS TO TAPES IS SUBJECT TO VARIATION.

DIAGNOSTICS 97 LEVEL

TAPE	AA)	CANCELLED		
TAPE	#1)	ECKAA.EXE ECKAR.EXE ECKAR.EXE	# "	MICMON DPM MICRODIAGNOSTICS RDM DIAGNOSTICS
TAPE	#2)	ECKAA.EXE ECKAC.EXE ECKAF.EXE	411	MICMON MIC MICRODIAGNOSTICS RDM DIAGNOSTICS
TAPE	#3)	CANCELLED		
TAPE	#4)	CANCELLED		
TAPE	#5)	ECKAM.EXE	3	CACHE AND TB DIAGNOSTICS MAIN MEMORY DIAGNOSTICS "CLUSTER" EXERCISER
TAPE	#6)	ECSAA.HLP EVSBA.EXE EVSBA.HLP CONFIG.COM	3 or UB	VAX AUTOSIZER
TAPE	*7)	EVKAA.EXE		"HARDCORE"IVSTRUCTION TESTS
TAPE	#8)	EVKAB.EXE	2	VAX-11 ARCHETECHURAL INSTRUCTIONS
				VAX-11 FLOATING POINT INSTRUCTIONS
		EVKAD.EXE		VAX-11 COMPATABILITY MODE INSTRUCTIONS VAX-11 PRIVILEGED ARCHETECTURE INSTRUCTIONS
TAPE	*9)	EVQDB.EXE	3	LOADABLE DRIVER FOR RP04/5/6
		EVJOR.EXE	3	LOADABLE DRIVER FOR RMO3/5
		EV3DM.EXE	3	LOADABLE DRIVER FOR
		EXODL.EXE	3	GOADABLE DRIVER FOR
		EVAGA.EXE	2R	
		EVRAA.EXE	2	VAX=11 RP/RM/PK RELIABILITY DIAGNOSTICS
		EVRAC.EXE	2	VAX-11 RPZRMZRK DISK FORMATTER

TAPE #10)	EVOMA.EXE	3	VAX-11 M9203 REPAIR LEVEL DIAG.
	EVOXA.EXE	3	VAX-11 COM TOP REPAIR LEVEL
	EVDAA.EXE	3	DIAGNOSTIC VAX-11 DZ11 8 GINE ASYNC. MUX
TAPE #11)	ECSAA.EXE	N/A	DIAG. SUPERVISOR
•	EVREA.EXE	3	VAX-11 RK611 DIAG. PART A
	EVREB.EXE	3	VAX-11 RK611 DIAG. PART B
TAPE #12)	EVREC.EXE	3	VAX-11 RK611 DIAG. PART C
	EVRED.EXE	3	VAX-11 RK611 DIAG. PART D
	EVRGE.EXE	3	VAX-11 RK611 DIAG. PART E
TAPE #13)	EVREF.EXE	3	VAX-11 RK611/RK06/7 DRIVE FUNCTIONAL PART 1
	EVREG.EXE	3	VAX-11 RK611/RK06/7 DRIVE FUNCTIONAL PART 2
TAPE #14)	EVGDR.EXE	3	LOADAGLE DRIVER FOR RM03/5
	EVRDA.EXE	3	VAX-11 RM03/5 DISKLESS DIAG.
	EVROB.EXE	3	VAX-11 RM03/5 FUNCTIONAL DIAG.
TAPE #15)	EVOTS.EXE	3	LOADABLE DRIVER FOR TS-11
•	EVMAA.EXE	2	VAX TM03/TS11/TU78 DATA RELIABILITY DIAGNOSTIC
	EVMAD.EXE	3	YAX TS11 SUBSYSTEM REPAIR DIAG.
TAPE #16)	EVRFA.EXE	3	VAX-11 RLO2 DISK SUBSYSTEM FUNTIONAL DIAGNOSTIC
	EVRGA.EXE	3	VAX-11 RM80 DISK FORMATTER
	EVRG8.EXF	3	VAX-11 R480 DISK DRIVE FUNCTIONAL DIAGNOSTIC
TAPE #17	ECCHA.EXE	3	RH750 (48A) DIAGNOSTICS D#750 (USI) DIAGNOSTICS DIAGNOSTIC SUPERVISGE

THE DIAGNOSTICS LISTED ABOVE APE ONLY THOSE AHICH APPEAR IN THE STUDENT GUIDES, THESE ARE THE MAIN DIAGNOSTICS FOR THE 11/750 SYSTEM "PACKAGES". ADDITIONAL DIAGNOSTICS FOR PERIPHERAL DEVICES AND COMMUNICATION EQUIPMENT CAN BE FOUND IN EVADX MICROFICHE.

COPYING THE DIAGNOSTIC MEDIA TO THE SYSTEM DEVICE. THE PROCEDURE IS EXPLAINED FOR THE 3 POSSIBLE DIAGNOSTIC MEDIA.

- NOTE: VERSION 3.X VMS TAKES UP CONSIDERABLY MORE DISK SPACE THAN PREVIOUS VERSIONS. THERE WILL NOT BE ROOM FOR ALL OF THE VAX SYSTEM DIAGNOSTICS ON THE PACK. IT IS RECCOMMENDED THAT YOU BE SELECTIVE OF THE DIAGNOSTICS NEEDED OR PUT ALL DIAGNOSTICS ON A SEPARATE PACK OR MAGTAPE.
 - 1. TU58 DIAGNOSTIC DISTRIBUTION (RKO7 PACKAGE SYSTEM)
 - A. IF THE DIAGNOSTIC UPDATE OR DIAGNOSTIC KIT HAS TO ENTERED INTO THE SYSTEM FROM TU58 CARTRIDGES. THE FLX UTILITY MAY BE USED TO ACCOMPLISH THE TRANSFER.
 - B. PERFORM THE FOLLOWING COMMANDS ONCE THE NEW VMS SYSTEM HAS BEEN INSTALLED AND BOOTED. LOG INTO THE SYSTEM MANAGER'S ACCOUNT TO PERFORM THIS PROCEDURE.
 - C. \$ RUN SYS\$SYSTEM:SYSGEN SYSGEN>CONNECT CONSOLE SYSGEN>EXIT
 - \$ MOUNT CS1:/FOR
 - \$ SET DEF SYS\$MAINTENANCE
 - \$ MCR FLX
 - FLX>/RS=CS1:*.*/RT

FLX>

- D. ALL THE DIAGNOSTICS AND FILES ON THIS TAPE HAVE BEEN TRANSFERRED TO THE CSYSMAINTJ DIRECTORY AT THIS POINT.
- E. INSERT THE NEXT TAPE AND REPEAT THE FLX> COMMAND TO COPY THE NEXT TAPE.

FLX> /RS=CS1:*.*/RT FLX>

- F. REPEAT THIS PROCESS UNTIL ALL TAPES HAVE BEEN TRANSFERRED TO THE [SYSMAINT] AREA.
- G. A CONTROL Y WILL EXIT FROM THE FILEX UTILTY.

FLX>1Y

100

- 2. RKO7 VAXPAX DIAGNOSTIC DISTRIBUTION (DUAL RKO7 PACKAGE SYSTEMS)
 - A. MOUNT THE VAXPAX DISK CARTRIDGE IN DRIVE 1.
 - B. MOUNT THE NEWLY CREATED VMS SYSTEM IN DRIVE O.
 - C. BOOT THE NEW VMS SYSTEM FROM DRIVE O AND LOG INTO THE SYSTEM MANAGERS ACCOUNT. PERFORM THE FOLLOWING COMMANDS TO TRANSFER THE VAXPAX DIAGNOSTICS TO THE SYSTEM DEVICE.
 - \$ MOUNT DMA1: VAXPAX
 - \$ SET DEF SYS\$MAINTENANCE
 - \$ COPY DMA1: CSYSMAINTJ*.*; * *
 - \$ DIR/FULL DIAGBOOT.EXE, ECSAA.EXE, CONFIG.COM
 - D. MAKE CERTAIN THAT DIAGBOOT.EXE, ECSAA.EXE AND CONFIG.COM ARE CONTIGUOUS DISK FILES. IF THEY ARE NOT COPY THEM TO THEMSELVES USING THE /CONTIG SWITCH, THEN PURGE THE OLD VERSIONS OUT OF THE DIRECTORY.
 - \$ COPY/CONTIG DIAGBOOT.EXE, ECSAA.EXE, CONFIG.COM *
 - \$ PURGE DIAGBOOT.EXE,ECSAA.EXE,CONFIG.COM
 - E. THIS COMPLETES THE DIAGNOSTIC TRANSFER TO THE SYSTEM DEVICE. YOU MAY WISH TO DELETE ANY OF THE DIAGNOSTICS WHICH RELATE TO THE 11/780 AND 11/730.
 - \$ DELETE ES*.*;*
 - \$ DELETE EN*.*;*
- 3. MAGTAPE VAXPAX DIAGNOSTIC DISTRIBUTION (RM03/TS11 OR RM80 PACKAGE SYSTEMS) .
 - A. THIS PROCEDURE WILL TRANSFER THE DIAGNOSTIC MEDIA FROM THE TS11 MAGTAPE TO THE SYSTEM DEVICE DRAO:.
 - B. BOOT THE NEWLY CREATED VMS SYSTEM AND LOG INTO THE SYSTEM MANAGERS ACCOUNT. PERFORM THE FOLLOWING COMMANDS TO TRANSFER THE MAGTAPE DISTRIBUTION TO THE [SYSMAINT] AREA OF THE NEWLY CREATED DISK.
 - \$ MOUNT MSAO: VAXPAX
 - \$ SET DEF SYS\$MAINTENANCE
 - \$ COPY MSAO: * . * ; * *
 - C. THIS WILL TRANSFER ALL THE DIAGNOSTICS ON THE MAGTAPE TO THE ESYSMAINT AREA OF THE NEW DISK.
 - D. MAKE CERTAIN THAT DIAGBOOT.EXE, ECSAA.EXE AND CONFIG.COM ARE CONTIGUOUS DISK FILES. IF THEY ARE NOT COPY THEM TO THEMSELVES USING THE /CONTIG SWITCH, THEN PURGE THE OLD VERSIONS OUT OF THE DIRECTORY.
 - * COPY/CONTIG DIAGBOOT.EXE,ECSAA.EXE,CONFIG.COM *
 - \$ PURGE DIAGBOOT, EXE, ECSAA, EXE, CONFIG, COM
 - E. THIS COMPLETES THE DIAGNOSTIC TRANSFER TO THE SYSTEM DEVICE. YOU MAY WISH TO DELETE ANY OF THE DIAGNOSTICS WHICH RELATE TO THE 11/780 AND 11/730.
 - * DELETE ES*, * *
 - # DELETE EN*.**

Title: Autosizer Author: Processor Applicability: VAX Family

Have all your VAX 11/780 and 11/750 systems CONFIGURED for you using EVSBA. EXE released in the Diagnostic Update release 3. This program, available after November 1981, will pass configuration information on to the Diagnostic Supervisor. It builds a series of ATTACH commands based on the hardware it found during its sizing process which is passed on to the Supervisor and may be written to the console load media for later use. You will nolonger need to build a configuration command file! It will be built for you!

PERTINANT INFORMATION

- 1. The program is a level 3 standalone program that runs under the Diagnostic Supervisor.
- 2. It requires 256KB Memory, a Console Terminal and Load Device in working order.
 - . The program operates in three modes: Default, Manual, and Selftest.

To select any of these modes type after the DS> prompt:

RUN EVSBA.EXE for Default RUN EVSBA.EXE/SECTION:MANUAL for Manual RUN EVSBA.EXE/SECTION:SELFTEST for Selftest

3.1 Default: In the default mode the program sizes the system passing the configuration information on to the Diagnostic Supervisor. After the execution of the program this information may be seen by the operator by typing SHOW DEVICE after the DS> prompt.

ALWAYS VERIFY this information when using this mode since the program makes educated guesses reguarding some necessary information. In particular UNIBUS devices which use floating addresses for their Control Status Registers and vectors may be configured incorrectly for a particular system. (See EVSBA.DOC for further information)

3.2 Manual: The Manual option may be executed by typing the following command after the DS> prompt: RUN EVSBA.EXE/SECTION: MANUAL This causes the program to give the following prompt: COMMAND?

Legal responses to this prompt are: ATTACH, CHANGE, EXIT, HELP, LIST, READ, SIZE, and WRITE. Explanations of these commands may be read by accessing the program's help file. (DS> H EVSBA HELP)

note: You must use an ATTACH command to pass the configuration information on to the Supervisor after SIZEing the system in this mode.

Commands READ and WRITE access only the console media.

- 3.3 Selftest: The Selftest option may be executed by typing the following command after the DS> prompt: RUN EVSBA.EXE/SECTION:SELFTEST As in the Manual mode the COMMAND? prompt is given. Any manual mode command is valid. The primary difference between these two modes is that when using the SIZE command in the Selftest mode all the configuration information is shown to the operator on the console.
- 4. There is a "QUICK" execution of the program available in all modes. A response of SET FLAG QUICK to the DS> prompt prior to running the program will cause it to ignore the presence of terminals connected to a DZ11. For systems with a large number of terminals this can save a considerable amount of time and the program will proceed very quickly.
- 5. The autosizer can be run from either the console subsystem or from the system diagnostic media. This fact can be useful in situations where mass storage devices are inoperable.
- 6. A recommended sequence of operation is:
 - 1. Boot the Diagnostic Supervisor.
 - 2. DS> SET QUICK if quick execution is desired.
 - 3. DS> RUN EVSBA/SEC:SELFTEST
 - 4. COMMAND? SIZE (sizes system)
 - 5. CDMMAND? CHANGE (only if configuration information needs change)
 - 6. COMMAND? WRITE (writes configuation information to console media)
 - 7. COMMAND? ATTACH (passes configuation information to Supervisor)
 - 8. COMMAND? EXIT (exit from EVSBA back to the Supervisor)
 - 9. DS> SHOW DEVICE (to see results of autosizer)
 - 10. DS> CLEAR QUICK (clears the QUICK FLAG)
 - 11. DS> SELECT or DESELECT devices for running desired diagnostic
 - 12. DS> RUN desired diagnostic
 - 13. To copy CONFIG.COM file created by program to [SYSMAINT] (assuming that you logged into FIELD SERVICE) use the FILEX utility after Booting VMS as follows:

\$ MOUNT/FOR CS1:
\$ MCR FLX
FLX>=CS1:CONFIG.COM/RT
FLX>^Y
\$ DISMOUNT CS1:

MC SYSGEN CONNECT CONSOLF SYSGEND EX

	•			.บอ
	UUT-Type	LINK	GENERIC	PARAMETERS TYPICAL
				•
	AA11K	DWn'	??an	CSR VCT BR 770460 350 5
	AD11K	DWn	??an	CSR VCT BR 770400 xxx 6
	CR11	DWn	CR3	CSR VCT BR 777160 230 4
	DL11	DWn	??a XMa	CSR VCT BR 760050 xxx 5
	DMC11 DMP11	D u n Bun	XDan	CSR VCT BR 760050 xxx 5 CSR VCT BR
	DMR11	DWn	XHan	CSR VCT BR
	DR11B	DUn	??a	CSR VCT BR 772410 124
	DR11K	Dun	773	CSR VCT BR 767770 xxx 4
	· DR11W	DWn	77a	CSR VCT BR
	DR780	SBI	XFn	TR BR
	DUP11	Dun	SLX	CSR VCT BR
	DV11	DWn	XVa	CSR VCT BR 775000
UISI	DW750	CMI	Dun	BR
	DW780	SBI	DWn	TR BR 3 4 (#1 UBA)
	DW780	SBI	DWn	TR BR 4 4 (#2 UBA) CSR VCT BR EIA/20MIL 760100 xxx 5 EIA
•	DZ11 Ka750	DWn Chi	TTa KAn	G H TOY WES ACC NO NO YES O O
	KA780	SBI	KAn	G H WCS ACC NO NO O O
	KMC11	DWn	XHan	CSR VCT BR
	KW11K	DWn	??a	CSR VCT BR 770404 xxx 6
	LA34	TTa	TTan	
	LA36	TTa	TTan	
•	LA38	TTa	TTan	
	LA120	TTa	TTan	
	LA180	LPa	LPan	
	LP05	LPa	LPan	
	LP06	LPa Dun'	LPan	CSR VCT BR 777514 200 4
	LP11 LP14	DWn ⁻ LPa	LPa LPan	USR VC1 BR 777314 200 4
	LP25	LPa	LPan	
	LPA11K	DWn	LAan	CSR VCT BR 770460 350 5
	NA780	SBI	MAn	TR BR HPH PORT
	HBE	RHn	MBn	DRIVE #
	₩HS750	CHI	MSn	BR
	MS780	SBI	MSn	TR
•	PCL11	DUn	77'a	CSR VCT BR 764200 170 x
	RH750	CHI	RHn	BR 5 TR BR 8 5 (RHO)
	RH780	SBI	RHn RHn	TR BR 8 5 (RHO) TR BR 9 5 (RH1)
	RH780 RK06	SBI DMa	DHan .	. IN Ph
	RK07	DMa	Dhan	
	· RK611	DWn-	DHa	CSR UCT BR 777440 210 5
	RL01	DLa	DLan	
	RL02	DLa	DLan	
	RL11	DWn	DLa	CSR VCT BR 774400 160 5
	RH03	RHn	DRan	
	RM05	RHn	DRan	
	RMBO	RHn	DRan	
	RP04	RHn	DBan	
	RP05 RP06	RHn RHn	DBan DBan	
	RP07	RHn	DRan	
	RX02	DYa	DYan	
	RX211	DWn	DYa	CSR UCT BR 777170 264 5
	TE16	HTa	MTan	
	THO3	RHn	HTa	DRIVE #
	TH78:	RHn	MFa	405 55 555
-	TS11	DWn	MSan	CSR VCT BR 772520 224 5
	TU45	MTa	MTan	een Het DD 77/EAA
	+TUS8 Unibus	DWn	DDan	CSR VCT BR . 776500 xxx x
	TU77	MTa	MTan M5-0	
	TU78	MFa	MFan URan	CSR VCT BR
	UBE VT50	DWn STT	UBan TTan	GON TOT DI
	V150 VT52	TTa	TTan	
	VT55	TTa	TTan	
	VT100	TTa	TTan	

Note: The typical column is only a partial list because of the great amount of possibilities in configurations - these are by no means any sort of standard.

a = Alpha Character
n = Numeric Character

SOME BASIC CONSOLE CUMMANDS

UNDER CONSOLE I/O MODE >>>

EXAMINE

>>>E/X/Y (ADDRESS IN dEX) <CR>

9=SYTE

P=PHYSICAL

X= W=WURD Y= V=VIRTUAL

L=LONGWORD

I=IPR (SPECIFY REGISTER #)

G=GPR (SPECIFY REGISTER #)

DEPOSIT

>>>D/X/Y (ADDRESS IN HEX) (DATA IN HEX) <CR>

INITIALIZE

>>>I

START

>>>S <ADDRESS>

CONTINUE

>>>C

BOOT

>>>B/(FLAG)/(QUALIFIER) (DEVICE) <CR>

SOME FLAGS:/1

=CONVERSATIONAL AGOT

/10 =DIAG.SUPERVISOR

/100 =SOLICIT FILE NAME

ENIER RDM MODE FROM CONSOLE I/O MODE = >>>^P

ENTER RDM NODE FROM VMS = SASYSSSYSTEM: SHUTDOWN or SALSYSEXE I SHUTDOWN

THEN P

>>>^D

SOME COPY COAMANDS

FILEX COPY FROM DISK (DEFAULT DRIVE) TO TU-53

S RUN SYSSSYSTEM:SYSGEN

S RUN SYSSSYSTEM:SYSGEN NOTE: FILEX ODES NOT USE ANY SYSGEN>CONTROLLER CODES, GNLY DDU.

SYSGEN>EXIT

s MOUNT CS1:/FOREIGV

S SET DEFAULT [SYSMAINT]

S MCR FLX

FLX>CS1:/RT/ZE

ZERO OUT EXISTING DIRECTORY ON TAPE

(OPTIONAL)

FLX>CS1:/RT/LI

LIST DIRECTORY (OPTIONAL)

FLX>CS1:/RT/XX = [device]filename.ext/RS <CR>

{TO} {FRO4}

XX = IM = IMAGE MODE (EXE, ULB, SMC, SYS, JLB, TSK)

DE = DELETE THE SPECIFIED FILS

FB = FORMATTED BINARY (OBJ, STB, BIN, LDA)

FA = FORMATTED ASCII (ALL OTHER EXTENSIONS)

CO = CONTIGUOUS FILE TO DISK (FILES COMMING FROM DISK TO TAPE ARE ALWAYS CONTIGUOUS)

RS = RS-11 FORMAT (SYSTEM)

RT = RT-11 FORMAT (TAPE)

FLX>^Y

\$

TO COPY FROM TUSE TO DISK (RKO7)

s RUN SYSSSYSTEM:SYSGEN

SYSGEN>CONNECT CONSOLE

SYSGEN>EXIT

\$ MOUNT CS1:/FOREIGN

S SET DEFAULT [SYSMAINT]

S MCR FLX

FLX>DMO:/RS/CO=CS1:filename.ext/RT

{TO} {FROM}

FLX> ^Y

S

TO REBUILD VAB.EXE

SAME AS ABOVE COPY PROCEEDURE BUT

s SET DEF [SYSEXE]

NOTE: WHEN USING FILEX UNDER VERSION 3.X VMS, THE DEVICE NAMEDICS (DDU) MAY NOT BE RECOGNIZED STACE VERSION 3.X LIKES LOGICAL NAMES INSTEAD OF DEVICE NAMES. UNFOUTURATELY FILEX DOES COT DIKE LOGICAL NAMES. SO... TO AVOID UNKNOWN DEVICE ERRORS YOU NUST EITHER SET YOUR DEFAULT TO THE CORRECT DIPECTORY FIRST AND UNIT THE DESTINATION SPEC.

EXAMPLE: \$ SET DEF SYSSMAINTE FANCE \$ MC FLX


FUX> CS1:/RT=FILEMANE.EXT/RS

OR ... BE SURE TO USE THE FULL FILESPEC AS REDUIRED BY VERSION 3

EXAMPLE: FLX> CS1:/RT=DR0:[SYS0.SYSMAIN[]FILENAME.EXT/RS

106

\$ XFFR UME. EYE & MCR WATE



107

TO WRITE A BOOTBLOCK ON TAPE OR DISK

\$ MCR WRITEBOOT

Target System Device (and bootfile if not VMB.EXE)...: DDCU:filename.ext Enter VBN to Boot File (default is 1)...: 1 or 2 Enter Load Address (default is 200) ...: 10000 or 200 or C000

LEVEL 4 DIAGNOSTICS AND MONITORS ARE THE ONLY BOOTABLE PROGRAMS

THE VAX 11/750 HAS FOUR BOOTABLE PROGRAMS AT THIS TIME...

PROGRAM NAME	VBN	LOAD ADDRESS	DESCRIPTION
			ATTEND ATTEND ATTEND ATTEND ATTEND ATTEND ATTEND ATTEND ATTEND ATTEND ATTEND
EVKAA.EXE	2	200	HARDCORE .
ECKAL.EXE	2	200	TB AND CACHE
ECSAA.EXE	2	10000	DIAGNOSTIC SUPERVISOR
BOOT58.EXE	1	C000	BOOT58 MONITOR

NOTE: TO REBUILD A BOOTBLOCK ON THE SYSTEM DISK, SIMPLY SPECIFY THE DISK'S NAME (DDCU:) AND STRIKE 3 <Cr>'S

NOTE: WHEN USING WRITEBOOT UNDER VERSION 3.X VMS, THE DEVICE MNEMONICS (DDCU) MAY NOT BE RECOGNIZED SINCE VERSION 3.X LIKES LOGICAL NAMES INSTEAD OF DEVICE NAMES. SO... TO AVOID UNKNOWN DEVICE ERRORS YOU MUST BE SURE TO USE THE CORRECT LOGICAL NAME OR USE THE LONG DIALOGUE FOR THE DEVICE AND DIRECTORY SPECS.

EXAMPLE: DRAO: CSYSO.SYSMAINTJFILENAME.EXT

REVCON

109

BACKPLANE WIRING FOR SID REGISTER IPR 32 <7:0>

	SLOT 4 SECTION 8	
	39 40	
	41 42	
REVISION O Initial Jumpers	43 . 744	44,51,52 ARE GROUND PINS
WIRE WRAP JUMPERS	45 . 7 46	BIT BREAKDOWN
51-53 52-54 PUSH ON JUMPERS	49 7 7 50	PIN BIT 56 0 55 1
46=48 49=51 50=52	51 - 52 54	54 2 53 3 50 4
53-55 54-56	55 56	49 5 48 5 46 7
	57 58	40 /
	59 60	
	61 62	

HARDWARE REV. 0 = ALL JUMPERS INSTALLED

HARDWARE REV. 1 = REMOVE JUMPER 54-56 (FLOATS BIT 0 HI) IPR 3E = 01

HARDWARE REV. 2 = REMOVE JUMPER 53-55 (FLOATS BIT 1 HI) IPR 3E = 02

AND RE-INSTALL JUMPER 54-56 (GROUNDS BIT 0)

HARDWARE REV. 3 = REMOVE JUMPER 54-56 AND 53-55 IPR 3E = 03

(FLOATS BITS 0 AND 1)

ETC.

PUSH ON JUMPER PART NUMBER = 12-14314-00

Date: 8/1/92

Updates:

CSSE VW01-1/C05

11/750 REVISION CONTROL DOCUMENT

2222222	=====	=====	======	
ICHANGES	IN T	HIS UP	DATE:	
i				
,				
I . ASSEC	2 50 m	patibi.	rith cus	nart (1.1)
I . Adde:	i Ker	nal ID	Regist	er and SID Switch Info (3.0)
I. Revis	sed a	nd upda	ated 11'	750 Kernal Rev history (4.0)
1 - Re	ev B	and Rev	C back	kplane compatibility info
I . Added	MS7	SO-CA		option info (5.2)
i linda			nemoty (option into (5,2)
700000	. 60 1:	uro on	err ob	ptions (5.0)
-222222	: = = = :	======	:=====:	
• •				•
		T!	ABLE OF	CONTENTS

			•	Page
4 4				
1.0	INTR	DDUCTIO	ON	
	1.1	11/750	Compat	tibility Chart
	- •			
2.0	BEVI	STON CO		
2.0	KEAT!	SION CE	CITERIA,	
3.0	11/7	50 KERN	IAL REVI	ISION CONTROL 3
		,		
	3.1	Kernal	ID Rec	gister H/W Rev Level
		Tabut	Dayles	(SID Switch Pack)
		Tubar	DEATCE	(SID SWITCH PACK)
•		3.1.1	Electi	rical Requirements
		3.1.2	Instal	llation Procedures
				•
	3.2	SID RE	gister	Problem
	3.3	MICTO	ode Rev	vician
	J • J	.10100	.036 761	V1510II
4 0				
4.0	11/7:	SO KERN	IAL REVI	ISION HISTORY 8
	•			
	4.1	KA750	Module	Revision Charts
	4.2	KA750-	00 Revi	ision Summary (LR)
	4 3	KA750-	O1 Bays	ision Summary (VAX750-M-0001)
	4 4	KA730-	OI KEAT	15100 Summary (VAX/SU-M-UUUI)
	4.4	KA/50-	05 KEAT	ision Summary (VAX750-R-0002)
•	4,5	KA750-	03 Revi	ision Summary (VAX750-R-0003)
	4.5	XX750-	38 Revi	ision Summary
•		· . •	- /	DNTROL15
- 5.σ	nert:	N REVT	STON CE	ANTROL.
•••	9		5104 65	G41KDB4444444444444444444444444
	~ 4			
		45750-		
	5.2	48750-	CA	
	5.3	48750- RH750		
	5.4	FP750		
	5 5	KU750		
		DW750		
	5.7	DR750		

111

INTRODUCTION

This document is intended to define the revision history of the VAX 11/750 system for purposes of identifying the compatible diagnostics, firmware, and operating system software. (All references to the 11750 apply to the 11751 as well, unless otherwise noted.)

This document will be updated on a quarterly basis and released to microfiche in the VAX Library Update and the Speed Bulletin.

The following VAX LIBRARY CARDS will be required as reference to the revision control plan. This document will state the source of information necessary for understanding firmware, diagnostic, and system software compatibility.

DOCUMENT	INITIAL STARTING DOCUMENTATION DESCRIPTION
ZZ-EVNDX-W.O	VAX Diagnostic Index
ZZ-ECOAB-1.0	VAX 11/750 Control Store Microcode Listing CMT050
ZZ-ECOAD-1.0	VAX 11/750 Boot Rom Listing TU58 RK07 RL02

1.1 11/750 COMPATIBILITY CHART

The following chart summarizes the compatible hardware, software, microcode and diagnostic revision levels for each kernal revision. For information concerning the module revisions for each option revision, see Section 5.0.

11750 KERNAL REV WITH SID	00	10	1 20	130/38	4X - 1	5 X	6 X
11750 KERNAL REV W/OUT SID	1 00	1 01	1 02	1 03 1			,
H/W Options: KA750 MS750-AA MS750-CA	1 1 00 1 00	 01 00	 02 00	 03 01 -			
RH750 FP750 KU750 DR750 D4750		-	00	01 01 		 	
ox: + EANDX ;	IV - 7	1V - 7	IV - 7	IV - 7			
RELEASE:	1 2.X	1 2.X	1 2.X	12.X,3			
MICROCODE:	1 050	1 052	1 062	1 094	1		<u> </u>

Therk VAX Diagnostic Evaluations (distributed in the Speed Bullet) for bugs that exist in a particular diagnostic release.

2.0 REVISION CRITERIA

Architectural or functional changes in the system must cause a change of the kernal revision level. This includes changes to the hardware that changes performance or operation of the system that is detectable to the diagnostics and operating system software, Modifications to cables, power subsystems, ventilation equipment, or mechanical design should not cause a change to the kernal revision level. The VAX 11/750 revision history for a particular subsystem or option will be desig-

OPTION-XXN

where, OPTION is the five letter neumonic (i.e. KA750), XX is a funtional change description code (i.e 01), and N is a non-functional change to the option. Non-functional changes to an option include relayout of modules to eliminate rework wires or changes to documentation that do not affect operation of the system. Changes to purchase part numbers at the module level should not cause the hardware revision to be raised either. Functional changes to any of the modules in the kernal subsystem (i.e. KA750 CPU and MS750) increments each module revision, as well as the kernal revision. A brady marker indicating the module revision should be wrapped around the third tab down from the top of the module handle. Manufacturing will be instructed to attach the brady markers as soon as possible.

A switch pack and pull up resistor assembly has been designed and will be installed in all Rev "C" backplanes shipped from manufacturing. The switch pack will be set by manufacturing before it is shipped. An engineering spec has been written which contains instructions as to how the switch pack should be set. This document will be under ECO control, so that when there is an ECO that changes the switch pack setting (i.e. a change to the kernal revision), the document will be ECOd and the new switch pack settings added. (See Section 3.1 for more detailed information on the switch pack).

VAX 11/750 KERNAL REVISION LEVEL ٥

The VAX 11/750 processor has a system identification register (SID) register similiar to the VAX 11/780 processor; however, there are two basic differences between the VAX 11/750 and VAX 11/780 processor SID registers. These are...

- * VAX 11/750 SID does NOT contain the system serial number
- * VAX 11/750 SID DOES contain a field describing current control store microcode revision. This is because VAX 11/750 does not have the FPLA to intercept ECO'd microcode locations.

The figure 2-1 illustrates the format of the VAX 11/750 system identification register (SID). This register is accessible to macro code and the console terminal through IPR address *X3E. Examination of the register shows 4 bytes, 3 of which are functional. The high byte is the processor type code byte used by the diagnostics and operating system to decide which type of processor the software is operating on. Known type codes are listed below.

TYPE CODE BYTE	PROCESSOR			
0000000	undefined			
0000001	VAX 11/780			
00000010	VAX 11/750			
00000011	VAX 11/730			

Byte 2 of the SID register is always. zero. Byte 1 of the SID register is the microcode revision of the control store. This number is generated by the microprogrammer in the REV750.MIC file of the microcode listing ECDAB. There is a MICRO2 assembler directive called .SET/MICROREV=version at the top of the page which is upgraded for each major assembly of the the microcode. In the MFPR microinstruction flows this equated value is substituted into the short literal field of the microinstruction and becomes the microcode revision that appears in byte 1 of the SID register. The number following MICROREV is DECIMAL. You must convert the hex byte to decimal after examining the SID register. Byte 0 of the SID register is the hardware revision of the kernal. The hardware revision is programmable on the CPU backplane. There is a 74LS244 tri-state driver on the UBI module that interfaces to the CPU wbus. The MFPR microinstruction flows read this byte when referencing the SID register. At Limited Release (LR) this byte should be 00. That means all the bits are grounded on the CPU backplane. (See Section - Electrical Requirements of Kernal Revision Level Input Device.) Each hardware change that changes the functionality of the hardware will INCREMENT the hardware revision by one. The number in byte 0 of the SID register is a BINARY revision level programmed on the SID input device.

SID REGISTER FORM	AT	I	PR ADDRESS *X3E
00000010	00000000	00110010	00000000
TYPE CODE = 2	MUST BE 0	MICROCODE REV	HARDWARE REV
	Figure 2		3

NJIE: This example shows the type code as 2 (VAX 11/750), Microcode revision is 32 hex or 50 decimal, and the hardware revision level is equal to zero zero.

3.1 Kernal Identification Register Hardware Revision Level Input Device Description

The Hardware revision level of the kernal that is visible in byte 0 of the SID register is generated by a 16 pin DIP switchpack consisting of 8 single-pole single-throw switches that ground or open SID bits <7:0> to produce a binary number corresponding to the kernal revision level. Each bit of byte 0 of the SID is pulled up to +5V through a resistor contained in a 14 pin DIP pull-up resistor package.

The Kernal Rev Level Input device is manufactured using a 1.6" X 2.6" standard size fingerless board that has an edge mounted 40 pin AMP connector to press on the backplane of the system on slot 4. There are 2 ICs on this device, they are the DIP switch-pack assembly and DIP pull-up resistor package. This SID switch, part number < ???????? > is manufactured with shelf items listed below.

Kernal Hardware Revision Level Input Device Parts List

Qty.	Description	DEC PN
1	40 pin edge connector	12-11620-00
1	DIP rocker-switch 8 sw	12-11164-04
1	DIP 4.7K terminator	13-00005-00
1	PC board 1.6" X 2.6"	50-15141-00
1	Housing backplane conn	12-16821-00

3.1.1 Electrical Requirements of the Kernal Revision Level Input Device

The kernal revision level input device requires +5V and ground to operate properly. The input signals SYS ID <7:0> H must also be interfaced to the input device. The electrical connection is made via the 40 pin AMP connector that is pressed on the backplane. The following list describes signal locations on the backplane and AMP connector. A signal with a dash "-" implies a no connect to the input device.

Signal	AMP pin	11/750 Ba 4008x		AMP pin	Signal
	•			8	_
•	, A	19	20	_	•
•	C ,	21	22	O	• .
CVD	Ε	23	24	F	•
-	H	25	26	J	•
		27	28	t.	•
•	K				_
•	M	29	30	N	•
•	P	31	. 32	R	•
•	S	33	34	T	•
_	บ	35	36	V	•
_	ພ	37	38	X	•
•		-			
•	Y	39	40	Z	•
•	AA	41	42	BB	•
•	CC	43	44	DD	, •
_	EE	45	46	FF	SYS ID 7 H
_		47	48	JJ	SYS ID 6 H
	HH				
SYS ID 5 H	KK	49	50	LL	SYS ID 4 H
•	MM	51	52	NN	•
SYS ID 3 H	PP	53 🛴	54	RR	SYS ID 2 H
	SS	5 5	56	TT	SYS ID O H
SYS ID 1 H			58	ŸŸ	+5V
•	יטט	57	26	• • •	₩3 V _

Power consumption with all switches closed is approximately equal to 42 milliwatts.

- .1.2 Kernal Revision Level Input Device Installation Procedure
 - Remove primary power from the system by turning CB1 to OFF position.
 - 2. Open rear door of the VAX 11750 and remove the backplane cover plate by loosening 4 screws and lifting off.
 - 3. Install the Backplane Connector Housing (12-16821) on slot 4 of the CPU backplane so that the blind holes at each end of the connector cover pins B40017, B40018 on top, and B40059 and B40060 on the bottom.
 - 4. Set the binary revision level on the switch to desired number (see table two page 3) according to the following example...

Example	e is f	or:	H	ardware	revi:	sion 1	evel 20	Hex
SYS ID	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
SWITCH	58	S 7	S 6	S 5	54	S 3	S2	SI
	ON	ON	OFF	DN	ON	ON	ON	ON

NOTE: Early SID switch modules have the switch pack reversed.

---- Use etched bit position on board for reference. Disregard switch positions marked on switch pack.

When the switch is ON, ground is connected to the input of the 74LS244 on the L0004 (UBI) module producing a "0" data bit in byte 0 of the SID register. If the switch is OFF the current path is removed and the inputs to the 74LS244 are pulled up to +5V causing a "1" to be generated in the that bit position.

- 5. Install the Kernal Rev Level Input Device in the backplane connector housing with component side (Side 1) facing the right side of the VAX 11750 CPU cabinet (when viewed from the rear).
- 6. Secure backplane cover plate and rear door of the VAX 11/750 and set the POWER ON ACTION switch to HALT. Turn CBi to the ON position.
- 7. Verify the hardware revision level by examining the SID register in console mode by typing...(at the console)

>>>E/I 3E<CR>
_I 0000003E 02003E20

This example shows a Kernal that has CMT062 microcode and a hardware revision of 20. (See Tables 1 and 2 on next page).

The following diagram show what the switch back actually looks like; the section containing the bits that must be set is depicted in a larger scale at the right.




TABLE 1 Microcode Identifier Field	TABLE 2 Hardware Revision Identifier			
xxxxyyyy 00110000 = 30 = CMT050 00110010 = 32 = CMT052	nnnrrrr 00000000 = Kernal Rev 00 00010000 = Kernal Rev 10			
00111110 = 3E = CMT062 01011110 = 5E = CMT09,4	00100000 = Kernal Rev 20 00110000 = Kernal Rev 30 00111000 = Kernal Rev 38			

3.2 SID Register Hardware Revision Problem

The current design of the SID register hardware revision byte 0, has an 8 bit 74LS244 tri-state driver chip interfaced to the backplane. The chip inputs are not inverted in the driver and are not pulled up either. so the resultant data with SID register byte 0 not programmed is FF. Since the inputs just "floats" at times the output may not always be Ff This is a problem when running the DIAGNOSTIC SUPERVISOR. The supervisor "forgets" where it came from and the program data must be entered manually to get the supervisor to "remember" where it came from. This is time consuming, especially if the field engineer must power the machine up and down to replace modules. The result is the MTTR is extended to repair the machine. The register must be wired HI or LO, but wiring the bits HI is another problem. The CPU power supply must be connected to the chip inputs directly. If the 74L5244 fails by shorting the input pin to ground, hopefully the chip will burn open, but if not, other damage could result. There should be a pulled up +5V through a ik resistor to several unused backplane pins. The SID register switch pack and pull-up assembly attaches across slots 3 and 4 section B of the backplane. Back plane pins will protrude through the PC board and pins used will have a female socket that is easily grasped with a scope probe.

3.3 . Microcode Revision History

A comprehensive revision history of VAX 11/750 microcode is contained in the microcode listing in the VAX LIBRARY fiche set. Revision W of the VAX LIBRARY contains the microcode listing for control store version CMT050. Since there have been numerous changes to the microcode since version CMT050, it is suggested that you read the microcode revision history contained in the REV750.MIC file of the microcode listing. Changes to the VAX 11/750 microcode AFTER CMT062 will be described briefly in this document and what the symptoms and corrective actions were.

4.0 11/750 KERNAL REVISION HISTORY

Listed below is the revision history of the 11750 kernal, indicating the compatible module revisions for each hardware revision. Equivalent module revisions are separated by commas.

This history has been separated into two charts:

Chart 1 - 11/750 with a Rev "B" backplane SID Switch Setting = xxxxxxx0-7

Chart 2 = 11/750 with a Rev "C" backplane SID Switch Setting = xxxxxxx9-F

KA750 Module Revision Charts

C	H	A	R	T	1

11750 KERNAL	REV WITH SID	1 00	1 10	1 20	1 30	i 4x i	5X
11750 KERNAL	REV W/OUT SID	1 00	01	1 02	1 03	1	1
MODULE	SLOT	1	1		1	1	
L0002	2	I B	l C	I C	I C,D	1	1
L0003	3	l B	1 C	1 C,D	I C,D	1 1	1
L0004	4	I E	F	l H.J	H,J	1	
L0005	5	I D	I E	l F	l H	i 1	ı
L0011	10	I D	I D	l D	I D	1 1	!
L0016	10	*,A	*,A	*,A	1 *,A	1 1	1
M8728	11-18	I C	I C	I C	.I C _	1	
M9313 _ [28 A-B .	1 A	1 A	1 A,B	1 A,B		1
TUSB 1	UNIBUS	I F	F	l F	1 F	1 1	1
TU53 1	NCO	I B	P	B	l B	1 1	1
CONT PANE	L	i C	I C	ı c	1 C	1 1	
SACKPLANE		j A	P	B	8		

^{* =} LR Release

CHART 2

						,							
1	1750 KERNAL	REV WITH SIC		00	1	10	1	20		38	4X	1 5X	1
1	1750 KERNAL	, REV W/OUT SI	DI	00 .	١.	01	1	02	 	03	 =======		 ==
=	MODULE	SLOT			1		1						1
	L0002	2	1	В	I	С	ı	С	1	C,D			1
•	L0003	3	Ī	B	1	C	1	C,D	1	C,D		1	1
•	L0004	4	1	E	1	F	ı	H,J	1	н,ј		1	1
•	L0005	5	1	D	1	E	1	F	1	Н	1	1	1
•	L0011	10	1	D	1	D	ı	D	1	N/A		1 .	1
•	L0016	10	l	*,A	1	*,A	1	*,A	ı	*,A	1		1
	M8728	11-18	1	C	1	С	1	С	1	C			1
•	M8750	11-18	1	N/A	ı	N/A	1	N/A	ı	N/A		i	1
•	M9313	1 28 A-B	1	A	1	A	1	A,B	ı	A,B		1	
. '	TU58	UNI BUS	1	F	1	F	1	F	1	F			A
•	TU58	CON		В	1	В	1	В	1	В	1		1
	CONT PAN	EL		С	1	C	 -	C	l	C		1	1
•	BACKPLAN	E		С	1	c	1	С	1	С	1	1	1

The L0011 or the L0016 controllers are valid for hardware revision 00,01 (10) and 02 (20); however, these revisions will not support the MS750-CA memory option. The minimum acceptable revision for inclusion of the MS750-CA is hardware Rev 48. See MS750-CA option chart (Section 5.2) for requirements.

4.2 KA750-00 REVISION SUMMARY

- This is the initial introduction of revision control on the 11750 and represents the minimum module revision levels at FCS -October 1980.
- * Compatible Revision Levels:
 - . Microcode version at FCS CMT050.
 - . VAX/V45 version at FCS = 2.0.
 - . Diagnostics

Current Diagnostic Release is V. Refer to EVNDA and the VAX Diagnostic Evaluations for each Diagnostic remissions for compatibility proplems.

* Quick Check - >>>E/I 3E I 0000003E 02003200

* SID Register Switch Pack Setting - Set bits 0 to 7 to the ON position (See below)

4.3 KA750-01/KA750-10 REVISION SUMMARY

- * This represents VAX750-M-0001 FCO began shipping from manufacturing 12/1/80. Field implementation began 3/81.
- * This FCD combines a microcode change and a hardware change to the L0003, L0004, and L0005 Modules. The CPU backplane is also modified. The following ECOs are incorporated...

L0003-TW001 L0004-TW003 L0005-TW002 70-16486-TW001

This FCO was implemented to inhibit the possible interruption of an instruction that references the Unibus address space performing a DATIP. If the instruction is faulted because of a TB miss and external interrupts are pending, the Unibus is hung until the DATOB is done after the microcode completes the translation. The following instruction would cause this possible conflict:

ADDW3 #12, physical translation to @#^XFFFF20

Part of this FCO also connects some signals from the CPU to the FPA (slot 1 to slot 2) for FPA interfacing and also the drawing set of the FPA is modified for signal name continuity.

- * Compatible Revision Levels:
 - Microcode CMT052
 - VAX/VMS Version 2.2 backwards compatible to 2.0

Diagnostics

Current EVNDX release is W. The following diagnostic compatibility problems have been identified:

ECKAX - Test fails MACHINE CHECK TEST 7 with optional wCS module installed. Diagnostic Bug.

EVKAB - Intermittant failures on the CVTPL and other instructions. Absence of post-process CLKX bit?

ECKAC - 4.0 or higher will fail test 7C if this FCD is missing.

ECKAM - 1.2 fails with 8 array boards present.

Refer to EVNDX and the VAX Diagnostic Evaluations for each Diagnostic release (see Speed Bulletins) for incompatibilities.

* Ouick Check -

A. >>>E/I 3E I 0000003E 02003401 (w/out SID) >>> I 0000003E 02003410 (with SID)

B. Inspect L0003 module and look for a 7427 in chip position E1. Also inspect the backplane assembly a look for a wire from 100B10 to 200B10 (MEM STALL H

* SID Register Switch Pack Setting - Set bits 0 to 3 and 5 to 7 to the ON position; set bit 4 to OFF position

. KA750-02/KA750-20 REVISION SUMMARY

- * This represents VAX750-4-0002 FCD. Mfg. began shipping 3/30/81. Field implementation began 6/81.
- * This FCO corrects a large collection of problems in the microcode and hardware. The following ECDs are incorporated. There
 is the possibility of Unexepected System Service Exceptions
 caused by the CON gate array that is fixed with the ECO to
 LOOO4 module.

L0005-TW003 L0004-TW004

Some systems in the field may have L0004 ECO without the L0005 ECO when the FCO is implemented.

- * Compatible Revision Levels:
 - Microcode CMT062 (replaces CMT052). Refer to REV750.MIC file for a list of all fixes to the microcode.
 - . VAX/VMS Version 2.2 backwards compatible to 2.0
 - . Diagnostics

Current EVNDX Release is Y. The following problems exist in the upgrade to CMT062 as far as diagnostics are concerned:

PECKAL 2.0 Fails at PC 5000FFF1 ?
Microcode change makes it impossible to force a TB Miss in both groups of the TB. Diagnostic attempted to read and write the TBDR which now causes a reserved operand fault.

FCKAX 1.2 to 3.2

Fails at TEST 1. The diagnostic expects
a reserved operand fault when accessing
IPR "X3F and it does not occur. This is
because of the addition of the IPR "X3E
which is called TBCHK. It allows the programmer to probe the TB at a VA and then
branch on the state of the PSL VBIT indicating a TB hit. Diagnostic bug.

Fails at TEST 7 with optional KU750 module. Diagnostic forces a machine check in a WCS location with bad parity. Diagnostic bug.

ECKAM 1.2
Diagnostic does not work properly when there are 8 array boards installed. Does not report correctable errors correctly.

Refer to EVNDX and the VAX Diagnostic Evaluations for each Diagnostic release (see Speed Bulletins) for incompatibilities.

* Quick Check - >>>E/I 3E

I -0000003E 02003E02 (W/out switch)

>>>

>>> I 0000003E 02003E20 (With Switch)

* SID Switch Setting -

Set SID register switch bit 0 to 4, 6 and 7 to ON position Set SID register switch bit 5 to OFF position. (See below)

•	7									REG BIT POSITION ETCHED ON BOARD
F	•	2	3	4	5	6 	7 	8	< 	SWITCH NUMBER STAMPED ON SWITCH PACK
	IINI	I N I	IFI	1 1		INI	N 	N	1	(OFF = 1)

4.5 ·KA750-03/KA750-30 REVISION SUMMARY

- This represents VAX750-R-0003 FCO. Mfg. began shipping 2/22/82; field implementation began January 1982.
- * This FCD is based on ECD L0005-TW005 L0004-TW004

and corrects interface problems, with the floating point accelerator FP750 which began shipping Jan-1982.

Also, the layered software product DBMS must have this FCO in order to operate correctly. This product will report to operator if the system does not have this ECO installed.

- Compatible Revision levels:
 - Microcode CMT094 replaces CMT052 or CMT062. Refer to REV750.MIC file for a list of all fixes to the microcode.
 - yax/yas Current version is 2.4 and is backwards compatible to 2.0.

Diagnostics

Current EVNDX release is 3.0. Refer to EVNDX and the VAX Diagnostic Evaluations for each Diagnostic release (see Speed Bulletins) for incompatibilities.

* Quick Check -

Examine the SID register in console mode.

>>>E/I 3E

I 0000003E 02005E03

>>> I 0000003E 02005E30

Inspect the L0005 module for an IC in location E27 with the part number 932F1.

* SID Switch Setting

Set switch bit positions 0 to 3, 6 and 7 to the ON position Set switch bit positions 4 and 5 to the OFF position

_									<	BIT POSITION ETCHED ON BOARD
F	1	2	3	4	5	6 	7	8	<	SWITCH NUMBER STAMPED ON SWITCH PACK
	1101	N	IF!	IF!		INI	INI	1 1	1	(OFF= 1)

1.6 KA750-38 REVISION SUMMARY

- * This represents VAX ECO 7016486-TW002, which brings the backplane rev to C. Manufacturing began shipping 6/1/82. This ECO does not increase the hardware revision on the kernal.
- * ECO was done to expand the backplane addressing capabilities to support the optional 1 megabyte memory array system.
- * SYS ID Switch has been installed by manufacturing on all Rev C backplanes. This switch identifies both the kernal rev and the backplane addressing capabilities.

Rev C backplane - last two hex digits will be reversed when the SID switch is installed. Last digit is used to indicate the backplane rev. (i.e. 8 = C backplane; 0 = B backplane)

Set switch bit positions 0 to 2, 6 and 7 to the ON position. Set switch bit positions 3 to 5 to the OFF position.

									<	BIT POSITION ETCHED ON BOARD
F	1	2	.3	4	5	6	7	8	<	SWITCH NUMBER STAMPED ON SWITCH PACK
		N	IF!	IFI	IFI IFI	N	1 1	N	1	(OFF= 1)

5.0 OPTION REVISION CONTROL

The option interfaces and adaptors will have a separate revision history from the CPU. The KA750 CPU Kernal subsystem will include the following integral subsystems.

CPU	KA750 -	70-16486	CPU Backplane Asembly
Cro	MA / • •	L0002	DPM Module
		L0003	MIC Module
-		L0004	UBI Module
	•	L0005	CCS Module
		TUS8-XA	Tape Drive Unit
		54-13489	TU58 Tape Controller Unit
	• •	. м9313.	UET Unibus Terminator/
	•		Exerciser :
	MS750-4A	L0011	CMC Module
	79.30	M8728	256KB array board
	45750-CA	L0016	Controller
	73/30-64	M8750	143 array board
		M8729	256KB array board

NCITAO	RH750	L0007	MBA Module
	KU750-YG	5413865-C	Add on daughter board
	FP750	L0001	FPA Module
	DW750	L0010 ·	2nd Unibus Module
	DR750	L0014	Interprocessor I/F Module

The internal options of the 11750, with the exception of the MS750-AA and MS750-CA, will be tracked at the unit revision level only. This means that a functional change to the RH750, DW750, FP750 and KU750 will not increment the kernal revision level.

Each option revision summary will indicate any hardware, operating system, diagnostic and microcode constraints. The option will be considered compatible with the kernal hardware, VMS and microcode revisions used during the development of the option. Earlier compatible revisions will be noted only if they have been tested and proven to work.

Pertinent diagnostics to be run for each option (and the required revision, if any) will also be noted.

MS750-AA OPTION REVISION DESCRIPTION

02 03 04 05
1 1 1
1 1 1
1 1 1
1 1 1

MS750AA-00 REVISION SUMMARY

- * Creation date is October 1980.
- * This is the initial introduction of revision control on the MS750-AA and represents the minimum module revision levels at FCS.
 - Note that only L0011 memory controllers shipped at FCS. Note that the L0016 controller, which will support both the M8728 and the new M82750 memory arrays and will be available in 01FY83, can also be used in a Rev 00 machine.

Shortly after FCS, VAX750-M-0001 was done which increased the Rev of the backplane from A to B. Only 27 machines were shipped with "A" backplanes.

MS750AA-01 REVISION SUMMARY

- * Creation date July 82.
- New revision of the backplane is introduced to increase the addressing capabilities.
- The L0016 is not valid for Revision 01 that combination (L0016 and Rev C backplane) is a new option designation MS750-CA (See below).
- The M8750 memory array will not function in an MS750-AA option configuration.
- * Diagnostics ECKAC and ECKAM. Run ECKAC first; run ECKAM in QUICK VERIFY mode.

5.2 MS750-CA OPTION REVISION DESCRIPTION

MS750-CA Revisi	on	1	00	l	01	1	02	1	03	1	04	1	05	
MODULE	SLOT	1		1		1		1		1		1		
L0016	10	ı	A	1		1		1				1		1
M8728 11	-18	1	С	ı		1		1		ı		i		1
M8750 11	-18	1	A			1		1		1		1		1
BACKPLANE 70	-16496	1	С	1		-1		1		1		1		1

MS750CA-00 REVISION SUMMARY

- * Creation date projected August 1982.
- * This is the initial introduction of revision control for the MS750-CA and represents the minimum revision levels required for FCS of this option July 1982.
- * Note that the LOOM cannot be used in this option.
 - * Any mixture of M8728 and M8750 arrays will function; however, M8750 arrays must occupy the slots adjacent to the L0016 controller, starting with slot 11.

- * This option requires VMS V 3.0 or higher.
- # Minimum 11750 kernal rev to support this option is 48.
- Diagnostics ECKAC (min. rev. 6.2) EVNDX 7.0 (July 1982)
 ECKAM (min. rev. 2.4)

Run ECKAC first; run ECKAM in QUICK VERIFY mode.

5.3 RH750 OPTION REVISION DESCRIPTION

RH750 Revi	sion	,	1	00	ì	01	ı	02	i	03	ı	04	ı	05	ı
MODULE	1	SLOT	1		1		1		ł		1		-		1
L0007	1 7	7,8 or	9	A	ı	A1,8	1		1		1		1	•	ı

RH750-00 REVISION SUMMARY

- * Creation date is FCS April 1981.
- * This represents the initial introduction of revision control for the RH750 and represents the minimum revision level for the L0007 module at FCS.
- Diagnostics ECCAA and EVRAA.

RH750-01 REVISION SUMMARY

- * Creation date is October, 1981.
- Represents RH750-R-0001 FCD, which consisted of ECO L0007-TW002 to fix the problem of data lates on multiple MASSBUS systems. Replace 23-909A9 at location E12 with 23-969A9.
- * FCD done on "C" etch modules only. Etch Revision "D", Module Rev "B" is a relayout of the L0007 module and is equivalent to Etch Rev "C", Module Rev "A1".
- * Diagnostics ECCAA and EVRAA.

			DEUTETON	DESCRIPTION
5.4'	FP./50	DELITON	KEATOTON	DESCRIPTION

FP750 Revi	sion		1	00	ı	01	- 1	02	•	03	1	04	ı	05	1
MODULE	1	SLOT	1		1		ı		ŧ.		1	٠.	1		1
	1 -	1	1	В	1	C	1		1		ı		ł		ı

FP750-00 REVISION SUMMARY

- * Creation date is FCS December 1981. This represents the minimum module revision level required at FCS.
- * 11750 kernal rev must be at Rev 3 (Rev 94 microcode required).
- * Diagnostics ECKAB (min. rev. 7.2) EVNDX 4.9 (Jan 1982)
 ESCAA (min. rev. 6.4) "
 EVKAB (min. rev. 2.5) "
 EVKAC (min. rev. 4.0) "

FP750-01 REVISION SUMMARY

- * Creation date is March 1981.
- * Represents FP750-R-0001 FCD consisting of ECD L0001-TW002, which fixes the problem of the FPA not powering up "enabled" due to incomplete initialization of circuitry.
- * Diagnostics ECKAB (min. rev. 7.2) EVNDX 4.0 (Jan 1982)
 ESCAA (min. rev. 6.4) "
 EVKAB (min. rev. 2.5) "
 EVKAC (min. rev. 4.0) "

5.5 KU750 OPTION REVISION DESCRIPTION

KU750 Revision	1.	00	1	01	1	02	1	03	i		
-	1		1		1		1		1		 1
5413865-Cl attaches Ito L0005	1	С	1		 		1		. 1	 1	 1

KU150-00 REVISION SUMMARY

- * Creation date is FCS March 82.
- * This represents the minimum module revision level required at FCS.
- * Requires KU780-YG microcode rev at 2.0 or higher.
- * Diagnostic ECKAX 11750 Cluster Exerciser EVNDX 7.0 (July 82) (minimum rev 3.4)

5.6 Dw750 OPTION REVISION DESCRIPTION

DW750 Revis	ion		ı	00	ı	01	1	02	1	03	1	04	1	05.	. 1
MODULE	1	SLOT	i		ı		ł		ı		ł		1		1
	1		1	?	1		1		1		1		1		1

DW750-00 REVISION SUMMARY

- * FCS scheduled for September 1982.
- * 11750 kernal rev must be 30/38 or higher.
- * Requires Version 3.0 or higher.
- * Diagnostics ECSAA min. rev 6.4 EVNDX Release 4.0 (Jan 82) ECCBA min. rev 1.3-

5.7 DR750 OPTION REVISION DESCRIPTION

DR750 Revision	1	00	ı	01	1	02	1	03	ı	04	1	05	1
MODULE SL	or !		1		1		1		ŧ		1	÷*	1
L0014	1	?	ŧ		ı		1		f		f		1

- FCS scheduled for September 1982.
- * 11750 kernal rev must be 40/48 or higher.
- * Requires VMS Version 3.0.
- * Diagnostics EVDFD rev 1.0 EVNDX Pelease 7.0 (July 82)

 EVDFE Rev 1.0


 EVDFF rev 1.0

 EVDFG rev 1.0

 ECDFA rev 1.0

 ECDFB rev 1.0

 ECSAA min rev 6.7



MBA

DELIGH SPOT TAMBERS

SECTION A OF DESIRED SLOT

BUS GRANT JUMPERS SLOTS 7,8,9 OF THE EXTENDED HEX SECTION
WHEN AN OPTION IS NOT INSTALLED IN A SLOT, ALL BG JUMPERS MUST BE INSTALLED!
WHEN INSTALLING AN OPTION, ALL BG JUMPERS MUST BE REMOVED FROM THAT SLUT!

SLOT 7	SLOT 8	SLŪT 9
65 60	65 66	65 66
67 68	67 68	67 68
69 70	6970	69 7 0
/1 72	71 72	71 72
73 74	73 - 74	73 - 74
75 76	75 76	75 70
77 78	77 78	77 78
79 80	79 80	79 80
	1	and the second s

ERROR LOGGER

ERROR LOG DESCRIPTION AND USE

THE ERPOR LUGGER CONSISTS OF BASICALLY THREE PARTS:

- 1). A SET OF EXECUTIVE ROUTINES THAT DETECT ERRORS AND EVENTS AND RECORDS RELEVENT INFORMATION INTO AN ERROR LOG SUFFER IN MEMORY.
- 2). A PROCESS CALLED ERRENT. EXE THAT PERIODICALLY EMPTIES THE BUFFERS, TRANSFORMS THE DESCRIPTIONS OF THE ERRORS INTO A STANDARD FORMAT AND STORES THE FORMATTED INFORMATION IN A FILE ON DISK.
- 3). A PROCESS CALLED SYE.EXE THAT GENERATES READABLE REPORTS FROM THE INFORMATION FORMATTED BY ERREMT.EXE.

THE EXECUTIVE ROUTINES AND ERRFMT.EXE RUN CONTINUOUSLY MITHOUT USER INTERVENTION TO FILL THE BUFFERS WITH RAW DATA ON EVERY DETECTED ERROR AND EVENT. WHEN A BUFFER BECOMES FULL OR A PREDETERMINED TIME HAS EXPIRED, THE BUFFER IS EMPTIED TO A FILE ON DISK. IF A SUDDEN BURST OF ERRORS OCCUR FASTER THAN THEY CAN BE FORMATTED AND STORED, THEY WILL BE ASSIGNED A SEQUENCE NUMBER AND NO OTHER DATA CONCERNING THE EVENT OR ERROR WILL BE LOGGED.

THE FILE WHICH CONTAINS THE ERROR INFORMATION IS CONTAINED IN THE [SYSERR] DIRECTORY AND IS CALLED ERRLOG.SYS. WHEN RUMNING SYL.EXE THE FILE SHOULD BE RENAMED TO PREVENT VERSION NUMBERS FROM ACCUMULATING. ANY NEW ERRORS ENCOUNTERED BY ERREMT.EXE WILL CAUSE. A NEW ERRLOG.SYS TO BE CREATED.

TO RUN SYE.EXE

- s SET DEFAULT SYSSDISK: [SYSERP]
- s REMAME ERRLOG.SYS ERRLOG.OLD/NEW_VERSION
- S DIR
- s RUN SYSSSYSTEM: SYE or s MC SYE

THE PROGRAM WILL ASK SEVERAL QUESTIONS:

IMPUT FILE? (SPECIFY THE EXACT FILE TO BE COMPILED)

Example: ERPLOG.ULD; 23
Default: ERRLOG.OLD

OUTPUT FILE? (THIS WILL BE THE END RESULT OF SYE)

Example: MYFILE.REA
Default: SYSSOUTPUT

LP WILL SEND CUTPUT TO A PRINTER

CPTIONS?

(SEVERAL OPTIONS ARE AVAILABLE:)

Default: RCLL-UP

Options: R

> F SRIEF

C CRYPTIC

s STANDARD

RULL-JP

ROLL-UP

A QUICK SUMMARY OF ERRORS FOR EACH FAILING DEVICE WITH NO DETAILS ABOUT THE INDIVIDUAL ERRORS. THE TOTAL WILL EQUAL THE SUM OF HARDWARE AND SUFTWARE ERRORS.

BRIEF

CONTAINS A BRIEF DESCRIPTION ABOUT EACH ERROR

A). TYPE OF ERROR

INCLUDING:

B). DEVICE OR CUMPONENT MHICH CAUSED IT

C). A SEGUENCE NUMBER

D). A TIME WHEN THE ERROR WAS LOGGED

CRYPTIC

DEVICE AND CPU ERRORS ONLY. THE DUTPUT WILL CONTAIN THE CONTENTS OF ASSOCIATED REGISTERS WITH EVERY ERROR BUT NO EXPLANATION.

STANDARD

EVERY ERROR HAS AN ENTRY AND A COMPLETE BREAKDOWN OF REGISTERS AND A DESCRIPTION OF WHAT THE REGISTERS ARE.

DEVICE NAME?

(INDIVIDUAL DEVICE OR <CR> FOR ALL)

CP CPU AND CMI

CO CONFIGURATION CHANGES

ME MEMORY AND ALERT

SYSTEM INFORMATION AND BUGCHECKS DEVICES: SY

> DMAX RK's

DBAX RP's etc.

ALL DISK D

ALL TAPES М

MT

MF

UNKNOWN UNKNOWN DEVICE ERRORS

YOU CAN ALSO USE A "-" TO DELETE CERTAIN DEVICES

Example: -D

EVERYTHING BUT DISKS

EVERYTHING BUT MOUNTS AND DISMOUNTS

AFTER DATE?

-/CONFIG

(DESIPED FIRST DATE OF ENTRY)

BEFORE DATE?

(DESIRED LAST DATE OF ENTRY)

XX-YYY-19ZZ XX:XX:XX.XX

DAY MONTH YEAR

DELTA TIME IF DESIRED

Example:

11-SEP-1981 03:22:00.00

HRS MIN SEC 100ths

IF YOU DID NOT SPECIFY AN OUTPUT FILE UP DEVICE, THE SYE PROGRAM WILL INSTRUCT YOU TO ALIGN THE PAPER AND STRIKE RETURN.

IF YOU SPECIFIED AN OUTPUT FILE OR DEVICE, YOU SHOULD RECEIVE A SUCCESSFUL COMPLETION RESSAGE, AT THIS TIME YOU COULD PRINT OF TYPE THE DUTPUT FILE.

SDA

System Dumo Analyzer (SDA) Procurement

This text is intended to demonstrate how to procure a SDA report after a system crash. It is not intended to demonstrate the interpretation of the SDA.

Now normally the crash dump file is contained within the [SYSEXE] directory located on the system disk.

Log in to SYSTEM MANAGER account.

Upon the advent of \$ prompt, obtain a list of files contained within the directory [SYSEXE] The file that must be there is:

SYSDUMP.DMP

*********	*******	*****	********	**********	******
*					3
*	TON CO	RENAME	THIS FILE		1
*					3
********	******	******	*******	*********	******

Once you have ascertained that the file is present, then type:

S MCP SDA

The standard response to that should be:

Enter name of the dump file>

The response to that statement is:

[SYSEXE]SYSDUMP.DMP

The response to typing [SYSEXE]SYSDUMP.DMP <CR>, is a brief description of the dump and then a SDA prompt:

SDA>

After the SDA> prompt, type in the following:

SDA> SET OUTPUT SDADUMP.xxx (let xxx be your initials)

SDA> SHOW SUMMARY

SDA> SHOW CRASH

SDA> SHOW STACK

SUA> SHUW PROCESS

SDA> EXAMINE/PO

SCA> EXIT

The EXIT should have returned the you back to DCL. Optain a directory. This directory should contain a file SDADUMP.xxx (xxx should be your initials for file type) now all you have to do is obtain a hardcopy of the dump.

S PRINT SDADUMP.xxx

You also can look at this file at your terminal:

S TYPE SDADUMP.XXX

Bootstrap Process

The following lists the steps required to obtain a running system on a VAX-11/750 processor:

- 1. Power up occurs.
- 2. The VAX-11/750 microcode detects power on and follows the power on strategy selected by the POWER-ON-ACTION switch located on the processor control panel.
 - a. If a restart cannot be done, either an automatic bootstrap from the default bootstrap device or a halt will be done.
 - b. If the machine halts, the microcode program gains control. This program:
 - (1) Issues the console prompt (>>>) at the console terminal.
 - (2) Accepts interactive commands to bootstrap the system by means of the default bootstrap device or a user-specified bootstrap device
- 3. The microcode program looks up and executes the bootstrap device read-only memory (ROM). This ROM is 256 bytes and contains a main routine (at the entry) and a subroutine. The main routine reads block 0 from the bootstrap device and jumps to the boot block entry. The main routine and the boot block routine use the ROM subroutine to read arbitrary blocks from the bootstrap device into memory.
- 4. The boot block contains the logical block address, size, and entry offset of the program to be executed in the bootstrap process. This program can be either (1) stand-alone BOOT58, when the bootstrap device is the TU58 console drive, or (2) VMB.EXE, when the bootstrap device is the system disk.
 - a. If the bootstrap operation is performed from the console TU58 tape cassette using stand-alone BOOT58, the user types BOOT58 commands to set up register input values and to load and start VMB.EXE.
 - b. If the bootstrap operation is performed directly from the system disk using VMB.EXE, the microcode program derives the register input values.
- 5. VMB.EXE is the primary bootstrap program, which contains CPU-independent code and CPU-dependent routines. It also contains a set of primitive non-interrupt-driven drivers for

all possible system devices and a primitive file system for locating and reading Files-ll Structure Level 1 and Structure Level 2 files.

VMB.EXE performs the following steps:

- a. Saves the register values and some values calculated from the register values in the restart parameter block (RPB).
- b. Reads the system identification register to determine the processor type and to select the table of appropriate processor-dependent data and subroutines.
- c. Determines the amount and pattern of memory. A page frame number (PFN) bitmap is constructed. Unless inhibited by a boot flag, memory is tested for gross, uncorrectable parity errors. VMB.EXE contructs, in the RPB, a table indexed by nexus number of all memory controller and I/O adapter types.
- d. Based on register values, one of the following occurs:
 - (1) A boot block at the designated logical block number (LBN) will be read into memory and given control.
 - (2) A file named [SYSEXE]SYSBOOT.EXE will be read into memory and given control.
 - (3) A file named [SYSMAINT] DIAGBOOT. EXE will be read into memory and given control.
 - (4) A file specified by the user in response to a prompt will be read into memory and given control.
- 6. SYSBOOT is the standard secondary bootstrap program. It performs initialization suitable for the unmapped environment. SYSBOOT performs the following steps:
 - a. Reads current parameter settings from SYS.EXE.
 - b. Looks up the bootstrap device driver file and stores information about it.
 - c. If register values so indicate, prompts the user to modify current system parameter settings. The user can change the start-up command procedure name and modify system parameters using SET or a previously created parameter file. New parameters become the "current" parameters on the next bootstrap operation.
 - d. Sets up SPT, SYSPHD, SCB, and PFN data structures.
 - e. Reads the resident executive into high physical memory.
 - f. Locates and transfers to INIT code.
- 7. The system initialization process consists of four stages: INIT, SYSINIT, STARTUP.COM, and SYSTARTUP.COM.
 - a. INIT is part of SYS.EXE. It performs the following:
 - (1) Enables mapping and sets the PC to system space.
 - (2) Prints the system announcement message

- (3) If requested by means of the boot flag, stops at the XDELTA breakpoint.
- (4) Initializes the system for paging.
- (5) Deallocates available physical pages (PFN bitmap set up by VMB) to the free page list.
- (6) Initializes the system page table for paged and nonpaged pools.
- (7) Initializes I/O adapters using the list of present adapters generated by VMB.EXE. Initialization consists of mapping adapter register space (only the number of pages actually used are mapped) and calling adapter-specific routines to allocate and set up data structures and to initialize the adapter hardware. In addition, for UNIBUS adapters, the 8K byte I/O page of the UNIBUS is mapped.

Data structures allocated are:

MASSBUS -- adapter control block channel request block interrupt descriptor block

UNIBUS -- adapter control block

- (8) Performs additional process initialization tasks.
- (9) Transfers the primitive VMB.EXE system device driver into nonpaged pool; and saves the driver entry and boot device control/status register (CSR) as virtual addresses (rather than physical addresses) in the RPB.
- (10) Loads the CPU-dependent code image into nonpaged pool and links it into the system.
- (11) Loads the terminal handler into non-paged pool, and connects the interrupt vectors. Loads the driver image for the system device into nonpaged pool, connects its interrupt vector, and derives the name of the system disk. The rule for the system disk device name is as follows:

device name Examine the primitive driver, where the device name is stored.

controller

The controller designator is "A," "B," or "C" for the first, second, or third occurrence of this kind of adapter. For example, if the adapter of the system device is the second MASSBUS, the controller is B. (Note that for a generally configured system, it is possible to use the AUTOCONFIGURE command procedure to derive the controller name incompatibly with INIT. Consequently, some care is required when configuring multiple controllers of possible system disks across multiple buses.)

passed from VMB.EXE input, register
R3.

unit

- (12) Adds the prologues of the resident drivers (for example, MB, NL) to the prologue list.
- (13) Performs initialization of resident drivers.
- (14) Moves completion code of INIT into the pool and executes it. The completion code deallocates space occupied by INIT (and optionally XDELTA) to the free page list. The completion code then jumps to the scheduler, which ultimately results in SYSINIT being swapped in and started.
- b. SYSINIT performs the following:
 - (1) If necessary or requested, prompts for the time of day.
 - (2) Writes back system parameters to SYS.EXE.
 - (3) Creates some logical names.
 - (4) Sets up swapping and paging files.
 - (5) Installs the VAX-11 RMS image and system message file as pageable system sections.
 - (6) Mounts the system disk (ACP process created).
 - (7) Creates the job controller, OPCOM, and ERRFMT.
 - (8) Creates the STARTUP process.
- c. STARTUP reads input from the start-up command procedure, which causes it to:
 - (1) Create logical names.
 - (2) Run SYS\$SYSTEM:SYSGEN to configure the I/O system.
 - (3) Install known images.
 - (4) Invoke [SYSMGR]SYSTARTUP.COM.
 - (5) Log out.
- d. SYSTARTUP.COM is an empty command procedure distributed by DIGITAL. The system manager can edit SYSTARTUP.COM to perform site-specific start-up functions.
- 8. SYSGEN is run by STARTUP or at any other time. SYSGEN:
 - a. Provides for dynamic loading of and connecting to drivers. (The operator, null, and mailbox drivers are permanently part of the executive image.)
 - b. Provides for the creation of new parameter files (which have an encoded format).
 - c. Creates paging, swapping, and system dump files.

Instruction Decode

THIS IS AN ATTEMPT TO DEMONSTRATE THE FLOW OF A MACRO INSTRUCTION THROUGH THE 11/750 DATA PATHS.

INITIAL INPUT ARGUMENTS

>>>D/L/P 100 005261D0

MOUL (R1),R2

HALT

>>>D/G 1 1000

SET UP ADDRESS OF 1000 IN R1

>>>D/L/P 1000 12345678

SOME DATA IN 1000

>>>S 100

AND WERE OFF... THE START COMMAND IS DECODED BY THE CONSOLE MICROCODE IN CCS AND WILL FIRST INITIALIZE THE MACHINE. WE KNOW THAT THE CPU WILL PERFORM AN XB FLUSH WHENEVER WE WRITE TO THE PC, AND SINCE WE SPECIFIED A NEW PC INSIDE THE START COMMAND, AN EXECUTION BUFFER FLUSH TAKES PLACE. AN XB FLUSH REMEMBER DOES NOT WRITE ALL ZERO'S TO THE XB'S! THAT WOULD BE SENSELESS.

ANY TIME THAT WE WRITE THE PC, THE PRK CHIP WILL PERFORM A DOUBLE PREFETCH OPERATION BY TAKING THE VALUE SPECIFIED IN THE PC AND PERFORMING A BUS READ FROM MEMORY. SINCE THIS FIRST PREFETCH HAS ONLY FILLED XBO, ANOTHER PREFETCH WILL OCCUR USING THE PC+4 AND THE I-STREAM DATA RETURNED WILL BE PUT IN XB1. NOW THAT WE HAVE THE XB'S FULL OF DATA, THE PRK WILL START MONITORING THE PC BITS 1:0 AND THE "XB SELECT" LINES FROM THE MDR CHIPS, AND THE BUT FIELD OF THE MICROCODE LOOKING FOR HIS TWO CONDITIONS TO BE MET.

- 1). IS THERE AN EMPTY XB? DETERMINED BY THE PC BITS <1:0> = 3
- 2). IS THERE A BUS CYCLE IN PROGRESS? MONITOR BUS FIELD

KEEP IN MIND THAT THE PRK IS WORKING TOTALY TRANSPARENT TO THE MICROCODE AND WILL INITIATE A PREFETCH WHENEVER IT'S CONDITIONS ARE MET OR THE PC GETS REPLACED BY THE USER OR THE USERS PROGRAM.

EXAMPLE: 25:: BRB 25 THIS BRANCH INSTRUCTION WOULD REPLACE THE PC WITH THE PC PLUS THE BRANCH OFFSET.

FINALLY AFTER THE FIRST XB WAS FILLED, THE MICROCODE ROUTINE FOR THE START COMMAND WILL DO AN IRD1 AND THE WHOLE MESS BEGINS...

I THINK A BLOCK DIAGRAM WOULD BE NICE RIGHT ABOUT NOW...

BLOCK NUMBER 1

DPH		MIC	MEMORY
CSPAJ RN</td <td> </td> <td>PC 100 PC+4 104</td> <td>/\ C 100=005261D0 H 1000=12345678 </td>		PC 100 PC+4 104	/\ C 100=005261D0 H 1000=12345678
IRDX	M BUS	MDR	\
OSR		[PRK]>[CMK]- L> PC<1:0>	
::::		00 : 52 : 61 : D0	
: : :	1 CLK	107 106 105 104	

LETS BEGIN... AFTER THE START COMMAND INITIALIZES THE MACHINE AND WRITES THE PC, THE MICROCODED BUT FIELD GETS AN IRD1.

1. IRD1 OCCURS

ON AN IRD1 WE KNOW THAT TWO BYTES OF I-STREAM DATA WILL BE SOURCED FROM ONE OF THE XB'S OVER THE DECODE BUS TO THE IRD GATE ARRAY. SOURCING THIS DATA, MOVES AN OPCODE AND THE FIRST OPERAND SPECIFIER INTO THE IRD CHIP, AND THE OPCODE IS ALSO SENT TO THE IRD1 ROM FOR DECODING. SINCE TWO BYTES WERE SOURCED, WE BUMP THE PC BY 2.

PC : PC+4 102 : 106


REFER TO BLOCK NUMBER 2

ICROWORD NUMBER 1

AT THIS TIME THE IRD1 ROM WILL LOOK AT THE OPCODE AND WHEN IT DECODES IT AS A MOVL INSTRUCTION, IT WILL OUTPUT BITS 3 THROUGH 9 OF THE BASE CONTROL STORE ADDRESS WHICH WHICH WILL TAKE US TO THE PROPER MICROCODE ROUTINE. ALSO AT THIS POINT THE IRD CHIP WILL EVALUATE THE 1st OPERAND SPECIFIER AND OUTPUT THE CONTROL STORE ADDRESS BITS O THROUGH 3 GIVING US A TOTAL CSAD FOR OUR MOVL INSTRUCTION IN REGISTER DEFFERRED MODE. THE IRD CHIP WILL OUTPUT THE ENCODED VALUE FOR GPR 1 INTO THE RNUM REGISTER.(OSR DECODE)
THE MDR WHICH CONTAINS GARBAGE WILL BE BACKED UP IN THE Q REGISTER.

*** SEE BLOCK NUMBER 2 ***

BLOCK NUMBER 2




when the spa gate array see's the number in rnum, it will 146SELECT THE CONTENTS OF R1 AND SEND IT OUT ONTO THE R BUS, THROUGH THE B LEG BYPASS OF THE ALU AND OUT ON THE W BUS. THE MICROWORD WILL SET UP THE VA REGISTER TO RECIEVE THE W BUS (WHICH IS CARRYING OUR ADDRESS OF 1000).

MICROWORD NUMBER 2

THE SECOND MICROWORD WILL CAUSE A BUS READ CYCLE TO OCCUR FROM MAIN MEMORY INTO THE MDR.

*** SEE BLOCK NUMBER 3 ***

BLOCK NUMBER 3



NOW THAT WE HAVE OUR DATA IN THE MDR, WE NEED SOMEPLACE TO PUT IT. NO MORE CAN BE DONE WITH THE 1st OPERAND, SO THE MICROCODE ROUTINE WILL DO AN IRDX TO BRING IN THE 2nd OPERAND.

AN IRDX WILL SOURCE ONE BYTE FROM THE XB INTO THE IRD CHIP AND ALSO BUMP THE PC BY 1.

PC : PC+4

IRDX

103 | 107

MICROWORD NUMBER 3

WHEN THE OPERAND HITS THE IRD CHIP IT WILL BE DECODED TO FIND OUT IF REGISTER MODE IS USED AND WHICH REGISTER TO GIVE RNUM IF NEEDED. THE IRD CHIP WILL SEND THE OPCODE TO THE IRDX ROMS TO SUPPLY AN ADDRESS

THE IRDX (OSR) ROM WANTS TO KNOW TWO THINGS:

- 1. WHAT OP CODE IS IT? FOR A PARTIAL ADDRESS INTO THE ROM.
- 2). WHAT MODE ARE WE IN? REGISTER MODE DETERMINED BY THE UPPER 4 BITS OF THE OPERAND SPECIFIER FROM THE IRD CHIP.


AT THIS TIME THE IRDX ROM WILL OUTPUT AN ADDRESS THAT WILL PLACE US IN THE MICROCODE TO HANDLE THE NEEDED OPERAND SPECIFIER.

THE ENCODED VALUE FOR GPR 2 IS SENT TO THE RNUM REGISTER AND LIKE BEFORE, THE SPA SELECTS THAT REGISTER BUT THIS TIME WE WILL BE WRITING INTO IT.

THE CONTENTS OF THE MDR WILL BE SENT ACROSS THE M BUS, THROUGH THE ALP CHIPS AND ONTO THE WBUS TO BE WRITTEN INTO THE SELECTED GPR AND THE MICRO ROUTINE WILL END UP WITH ANOTHER IRD1 FOR THE NEXT INSTRUCTION.

*** SEE BLOCK NUMBER 4 ***

BLOCK NUMBER 4




HAVING JUST FINISHED THE MOVL INSTRUCTION, THE MICROCODE ROUTINE LEFT US WITH ANOTHER IRD1. AS BEFORE AN IRD1 WILL SOURCE TWO MORE BYTES OF I-STREAM DATA OVER THE XB DECODE BUS, INTO THE IRD CHIP AND ALSO UP TO THE IRD1 ROM. AS BEFORE THE PC WILL BE BUMPED BY 2.

PC : PC+4 105 : 109

*** SEE BLOCK NUMBER 5 ***


BLOCK NUMBER 5



NOTICE WHAT HAPPENED TO THE PC AND PC+4... THE PC HAS BEEN BUMPED TO 105 WHICH TELLS THE PRK CHIP THAT WE HAVE USED ALL THE DATA IN XBO. A PREFETCH CYCLE WILL OCCUR USING THE PC+4 AS OUR ADDRESS TO FETCH DATA FROM MAIN MEMORY. IF WE SEND THE ADDRESS OF 109 OVER THE CMI WE WILL GET BACK THE LONGWORD ADDRESS CONTAINING 109. THIS IS DUE TO THE FACT THAT THE CMI IGNORES BITS 0 AND 1 OF THE ADDRESS THUS GIVING US A LONGWORD ADDRESS OF 108 WHICH IS EXACTLY WHAT WE WANT.

*** SEE BLOCK NUMBER 6 ***

BLOCK NUMBER 6



EXECUTION OF THE NEW INSTRUCTION TAKES PLACE SIMUTANIOUSLY WITH THE PREFETCH, BUT NOTICE WHAT INSTRUCTION WE ARE USING...
IT IS A HALT INSTRUCTION. WE KNOW THAT A HALT INSTRUCTION HAS NO OPERANDS ONLY AN OPCODE, THEREFORE SOMETHING MUST BE DONE TO PREVENT THE IRD CHIP FROM EVALUATING THE SECOND BYTE AS A 1st OPERAND SPECIFIER. WHAT HAPPENS IS WHEN THE IRD1 ROMS DECODE THE HALT OPCODE, (OR ANY ONE BYTE INSTRUCTION) A SIGNAL NAMED "ROM OS INHIBIT" IS OUTPUTED FROM THE ROM ITSELF AND SENT TO THE MSQ AND SAC CHIPS WHERE IT DISABLES ANOTHER SIGNAL CALLED "LOD OSR A" WHICH WILL PREVENT THE UPDATING OF THE OSR COUNTER. THE SAME SIGNAL TELLS THE SAC CHIP TO TELL THE PHB CHIP NOT TO GENERATE THE SIGNAL "IRD LOD RNUM" WHICH WILL PREVENT THE SPA CHIP FROM LOOKING AT RNUM, AND FINNALY THE "LOD OSR A" SIGNAL TELLS THE IRD CHIP NOT TO DECODE THE DATA ON THE OSR SECTION OF XB DECODE AS IT IS NOT REALLY AN OPERAND.

THE HALT MICROCODE FLOW WILL NOW TEST THE CURRENT MODE TO SEE IF WE ARE IN KERNAL MODE AS YOU MUST BE TO HALT THE CPU.

ASSUMING THAT WE ARE IN KERNAL MODE, THE MICROCODE ROUTINE WILL ...

- 1). SET UP A HALT CODE OF 06 IN A TEMPORARY REGISTER
- 2). ADD 1 TO THE CURRENT PC GIVING US PC=106 AND PC+4=10A
- 3). VARIOUS OTHER TASKS REQUIRED TO SHUTDOWN THE CPU
- 4). AND FINALLY SEND THE PC TO THE PRINT ROUTINE

THE MICROCODE PRINT ROUTINE WILL ALWAYS SUBTRACT 2 FROM ANY GIVEN PC BEFORE ACTUALLY SENDING IT TO THE CONSOLE.

PC= 106

00000104 06

- 2

>>>

104

THIS LEAVES US AT A PC OF 104 WHICH IS ONE BYTE AHEAD OF THE ACTUAL OPCODE OF THE HALT INSTRUCTION.

THE REASON FOR THIS IS BECAUSE NOW WE CAN SIMPLY TYPE...

>>> C

AND CONTINUE ON WITH THE NEXT OPCODE FOLLOWING THE HALT INSTRUCTION.

ONE FINAL NOTE:

DURING EXECUTION OF MACRO INSTRUCTIONS, IF ANY GIVEN INSTRUCTION BLOWS UP AFTER BEING DECODED ON AN IRD1, THE PC WOULD HAVE ALREADY BEEN UPDATED BY 2... SO THE PRINT ROUTINE CALLED IF WE WERE TO HALT THE CPU, WOULD SUBTRACT 2 FROM THE PC GIVING US THE CORRECT OPCODE ADDRESS OF THE FAILING INSTRUCTION.

THIS ALSO CLARIFIES WHY WE HAVE TO ADD 2 TO A MICRO-VERIFY ERROR HALT TO GET THE CORRECT FAILURE CODE. THE MICRO-VERIFY ROUTINE IS RESIDENT IN CCS ROM AND IS NOT A MACFO PROGRAM AT ALL! THUS IT DOES NOT UPDATE THE PC IN ANY WAY, BUT IT STILL USES THE SAME PRINT ROUTINE FOR THE ERROR DISPLAY.

THINK YOU'VE GOT THAT DOWN??? NOW TRY TO EXPLAIN IT TO A CLASS FULL OF BEWILDERED ENGINEERS!!!

GOOD LUCK.


Machine and Bugchecks

11/750 MACHINE CHECK INTERPRETATION

TO HELP ALIVIATE ANY PROBLEMS HAVING TO DO WITH MACHINE CHECKS IN THE 11/750 BELOW IS AN EXPLANATION OF WHY AND HOW THEY OCCUR ALONG WITH AN EXPLANATION OF HOW TO READ THE MACHINE CHECK LOGOUT.

- A MACHINE CHECK IS A UTRAP TO LOCATION 28 IN THE MICROCODE. THIS IS CAUSED ONLY BY TWO CONDITIONS WITHIN THE LOGIC OF THE UTR CHIP. THESE CONDITIONS ARE AS FOLLOWS;
- 1. TRANSLATION BUFFER PARITLY ERRORS IN DATA OR TAG
- 2. BUS ERROR

THIS SOUNDS EASY BUT WHAT CAN CAUSE A BUS ERROR IS THE PROBLEM. PLEASE LOOK AT THE FOLLOWING CHART AND READ THE EXPLANATION BELOW IT.



WE WILL USE THE ABOVE CHART TO INTERPERT THE MACHINE CHECK LOGOUT THAT IS ON PAGE 25 IN THE VAX 11/750 DIAGNOSTIC MINI REFERENCE GUIDE. ATTACHED TO THIS SHEET IS A COPY OF THE LOGOUT AND A BREAKOUT OF THE NEEDED REGISTERS IF YOU HAVE NO MINI REFERENCE GUIDE.

WE NEED TO CORRECT ONE AREA OF THE LOGOUT IN THE MINI REF. GUIDE BEFORE WE GO ON. AT LOCATION (SP)+28 IT SHOULD READ MACHINE CHECK ERROR SUMMARY REGISTER AND NOT MEMORY CONTROL REGISTER.

ALL RIGHT WE ARE OFF!!!! WHAT YOU SEE IN THE LOGOUT IS WHAT IS PUSHED ONTO THE STACK WHEN A MACHINE CHECK OCCURS WHILE NORMAL RUNNING OF VMS "AFTER" THE VECTOR ADDRESS IS BROUGHT IN IN FROM SCBB+4 AND THE VECTOR BITS O AND 1 ARE CHECKED. WE WILL ATTACK THE STACK DUMP FROM TWO AREAS;

- 1. INFORMATION RELATING TO LOCATION OF FAULT (PC ETC)
- 2. CAUSE OF THE FAULT.

LOCATION: AT (SP)+8 IS THE VIRTUAL ADDRESS REGISTER. THIS REGISTER IS USED TO FETCH THE OPERAND DATA NEEDED BY THE INSTRUCTION. SO IT CONTAINS THE OPERAND ADDRESS IF THE MACHINE CHECK OCCURRED WHILE FETCHING OPERAND DATA.

AT (SP)+C IS THE PC AT THE TIME OF THE EXCEPTION.
THIS MAY BE USED WITH (SP)+2C WHICH IS THE ADDRESS OF
THE OPCODE OF THE FAILING INSTRUCTION. EX: IF YOU
ARE PREFETCHING AND USE AN INSTRUCTION AT ADDRESS 1000
AND THAT INSTRUCTION HAS 5 OPERAND SPECIFIERS THE ADDRESS OF
THE OPCODE +2 IS STORED IN THE PC BACKUP REGISTER UNTIL
THE NEXT OPCODE IS USED.(IRD1 TIME) AS YOU USE THE 5
OPERANDS IN THE INSTRUCTION THE PC (NOT PC BACKUP) IS
INCREMENTED TO KEEP TRACK OF EXECUTION BUFFER USAGE.
SO IF WE HAVE A MACHINE CHECK INVOLVED WITH EXECUTION
BUFFER DATA, WE HAVE PUSHED ONTO THE STACK THE ACTUAL
PC (SP+C) AND THE OPCODE OF THE INSTRUCTION (SP+2C).

AT (SP)+30 WE HAVE THE STANDARD PSL.

CAUSE:

WE SHOULD FIRST LOOK AT THE SUMMARY PARAMETER CODE AT (SP)+4. GENERALLY SPEAKING YOU WILL ONLY HAVE NUMBERS 1,2,6 OR 7. 1,6 AND 7 ARE BASICALLY THE SAME THING. THESE MEAN A CONTROL STORE PARITY ERROR OCCURRED OR SOMEHOW THE MACHINE WAS SENT TO AN UNUSED IRD OR UNKNOWN ROM LOCATION. THIS COULD HAPPEN FOR A FEW REASONS, OF WHICH THE MOST LOGICAL IS THAT YOU HAVE A BAD CONTROL STORE, BAD MICROSEQUENCER ON THE DPM OR A BAD IRD DECODE ON THE DPM.

THE MOST COMMON AND HARDEST TO FIGURE OUT IS THE CODE
OF 2. THIS RELATES TO MEMORY ERROR, TB PARITY TIMEDUT ETC.
YOU LIKE THAT ETC. DO YOU. WELL LETS TAKE THE CONFUSION
OUT OF THE STATEMENT. IF YOU EVER SEE A 2 FOR A SUMMARY
PARAMETER CODE THE FIRST THING YOU SHOULD LOOK AT IS THE
MACHINE CHECK ERROR SUMMARY REGISTER; (SP) +28. YOU CAN
RELATE THIS REGISTER (MCESR) TO THE ABOVE CHART BECAUSE IT
WILL TELL YOU WHAT CAUSED YOU TO GET TO UCODE ADDRESS 28.
FIND THE BREAKOUT OF THE MCESR (PAGE 28 IN MINI REF.GUIDE)
AND YOU WILL SEE A FOUR BIT REGISTER. LET US MAKE THE
NEEDED CHANGE. THERE IS NO LONGER AN UNALIGNED UNIBUS
REFERENCE THAT CAUSES A MACHINE CHECK, SO CROSS IT OFF.
BIT O WILL TELL YOU IF THE MACHINE CHECK OCCURED WHILE
DOING A PREFETCH OR OPERAND FETCH. (THIS MAY HELP YOU TO
FIGURE ON USING THE VA OR PC FOR LOCATION)

IF BIT 0=0 THEN AN OPERAND FETCH WAS HAPPENING IF BIT 0=1 THEN A PREFETCH OF AN INSTRUCTION CAUSED IT.

BITS 2 AND 3 WILL TELL YOU IF IT WAS A TB ERROR OR BUS ERROR AS AN EXAMPLE WE WILL USE THE TB ERROR FIRST.

TB PARITY ERROR WHILE FETCHING AN OPERAND WOULD CAUSE THE REGISTER TO LOOK LIKE THIS WHEN PUSHED ON THE STACK

00000004 BIT 2 SET AND 0 CLEAR.

IF A TB ERROR OCURRED WHILE PREFETCHING IT WOULD BE AS FOLLOWS;

00000005 BIT 2 SET AND 0 SET.

EITHER WAY IF IT IS A TB ERROR YOU SHOULD THEN LOOK AT(SP)+1C OR THE TRANSLATION GROUP REGISTER. THIS WILL TELL YOU WHICH GROUP (O OR 1) AND IF IT WAS A TAG OR DATA ERROR.

YOU MAY ALSO LOOK AT (SP)+14 WHICH IS THE SAVED MODE REGISTER. THIS WILL TELL YOU THE PROCESSOR ACCESS MODE AND MEMORY MANAGEMENT STATES DURING THE LAST MICROCODE REFERENCE TO MEMORY.

FROM THIS YOU SHOULD KNOW WHAT CAUSED THE MACHINE CHECK AND THE LOCATION.

156

LET US RETURN TO THE MCESR AND ASSUME IT LOOKED LIKE THIS;

00000008 BIT 3 SET 0 CLEAR
THIS WOULD MEAN A BUS ERROR HAPPENED DURING AN OPERAND
FETCH.

IF YOU LOOK AT THE CHART YOU WILL FIND THERE ARE TWO THINGS THAT CAN CAUSE A BUS ERROR. TO FIND OUT WHICH ONE IT WAS LOOK AT (SP)+24 THE BUS ERROR REGISTER. THE BUS ERROR REGISTER IS A FOUR BIT REGISTER IN THE MEMORY INTERCONNECT MODULE SLOT THREE. (NOT THE MEMORY CONTROLLER) THE EXAMPLE WE WILL USE FIRST IS UNCORECTABLE DATA CAUSED THE BUS ERROR.

THE BUS ERROR REG. WOULD LOOK LIKE THIS;

00000004

THIS SAYS UNCORECTABLE DATA CAUSED THE ERROR, THERE WERE NO LOST ERRORS (RECEIVED AN OTHER ERROR BEFORE THE LAST ONE WAS CLEARED)

!!!!CORRECTED READ DATA DID NOT OCCUR. CORRECTED READ DATA CAUSES AN INTERRUPT NOT A MACHINE CHECK!!!

IF YOU LOOK AT THE CHART YOU WILL FIND THAT UNCORRECTABLE DATA CAN BE CAUSED BY TWO THINGS;

- 1. CACHE PARITY ERROR
- 2. UNCORECTABLE DATA FROM THE CMI

TO DETERMINE WHICH OF THESE CAUSED THE BUS ERROR LOOK AT (SP)+20 WHICH IS THE CACHE ERROR REGISTER. THIS REGISTER CONTAINS INFORMATION ON THE DATA CACHE. IT IS A FOUR BIT REGISTER ON THE MIC MODULE THAT WILL TELL YOU IF THE LAST REFERENCE WAS A HIT; LOST ERROR AGAIN AS BEFORE AND IF YOU HAD A CACHE PARITY ERROR. IF THERE WAS NO CACHE PARITY ERROR SET IN THE REGISTER THEN THE BUS ERROR WAS CAUSED BY THE UNCORRECTABLE DATA FROM THE CMI.

SO; CONTINUING RIGHT ON LET US ASSUME THAT THE BUS ERROR WAS CAUSED BY A NON EXISTANT MEMORY. AS YOU CAN SEE BY THE CHART THAT TWO THINGS CAN CAUSE NXM. FIRST LETS LOOK AT THE BUS ERROR REGISTER. IT EQUALS;

00000008 BIT 3 SET = NXM

THEN WE WOULD LOOK AT THE READ LOCK TIME OUT REGISTER (RLTO) THIS IS A ONE BIT REGISTER THAT IF BIT O IS SET A READ LOCK TIME OUT CAUSED THE NXM. WHAT IS A READ LOCK TIME OUT? GOOD QUESTION. IF THE CPU ATTEMPTS TO ACCESS THE CMI DURING A READ LOCK CONDITION A TIMER IS STARTED IN THE CMK GATE ARRAY ON THE MIC MODULE. IF THE TIMER RUNS FOR 64 USEC (USEC IS CORRECT) THEN THE CMK CHIP GENERATES NXM TO THE UTRAP CHIP THAT WILL CAUSE A MACHINE CHECK. IF BIT O IS CLEAR IN THIS REGISTER AND THE BUS ERROR REGISTER SAYS A NXM CAUSED THE MACHINE CHECK THEN IT WAS CAUSED BY NXM ON THE CMI.

THE ONLY THING THAT WAS PUSHED ONTO THE STACK THAT WE HAVE NOT TALKED ABOUT IS (SP)+10, THE MEMORY DATA REGISTER (MDR). THIS WILL CONTAIN THE LAST DATA FETCHED FROM CACHE OR MAIN MEMORY.

HOPEFULLY THIS EXPANATION, CHART AND HANDOUT WILL CLEAR UP SOME MISCONCEPTIONS CONCERNING THE 11/750 MACHINE CHECK.

GENERAL 11/750 MICROCODE FLOW FOR A MACHINE CHECK

1. MACHINE CHECK EXCEPTION CONDITION OCCURS

THE VARIOUS TYPES ARE AS FOLLOWS:

Α.	BUS	ERROR:> NXM OFF CHI FROM: -	> CMC MODULE
		(NON EXISTANT MEMORY)	(MEMORY CONTROLLER)
		j ·	1
		1	> UBI MODULE
		- i	(UNIBUS INTERFACE)
			•
			> MBA MODULE
		!	(MASBUSS ADAPTER)
			> UCE FROM CMC
		I (UNCORRECTABLE ERROR) I	(OR OTHER DEVICE)
		. i	
•		•	> CACHE PARITY ERROR
		1	
		> RLTO	
		(READ LOCK TIME OUT)	

THE TWO CATEGORIES OF MACHINE CHECK CUNDITIONS CAN BE BROKEN DOWN INTO TWO MORE GROUPS:

NOTE" WHEN A TB OR BUS ERROR OCCURS DURING A PREFETCH, THE ERROR IS IGNORED UNTIL *E ATTEMPT TO SOURCE THE BAD DATA FROM THE EXECUTION BUFFER. THIS IS TO PREVENT UNNECCESSARY ERROR HANDLING OF DATA THAT MIGHT NOT GET USED ANYWAY.

THE DATA IN THE XB IS NOT ALWAYS THE RIGHT DATA TO BE EXECUTED, FOR EXAMPLE: IF THE CURRENTLY EXECUTING INSTRUCTION IS A BRANCHING INSTRUCTION IT WILL MUDIFY THE PC THUS CAUSING AN EXECUTION BUFFER FLUSH WHICH CLEARS OUT THE XB AND FILLS IT WITH THE DATA FROM THE NEW PC AND PC+4.

5.	ERROR DURING INSTRUCTION	DECUDE:>BUT X8 TB ERROR
	(IRD1/IRDX)	# ************************************
		>BUT XB BUS ERROR

- 2. MSQ, UTR AND SAC CHIPS SET UP A MICHO VECTOR OF 0028 AT THE OUTPUT OF THE MICROSEQUENCER, SENDING US TO THE PROPER MICRO ADDRESS AND THE MACHINE CHECK MICRO ROUTINE SETS UP OUR SCBB+4 AND BUILDS THE STACK.
- 3. SCBB+4 CONTAINS OUR MACRO VECTOR ADURESS
- 4. USE THE LOWER TWO BITS TO SELECT A STACK:

VECTOR	BITS	<1>	ı	<0>		•
	•					
		0	ı	0	>	USE KERNAL STACK UNLESS <is> bit</is>
			ı			IS SET IN PSL
		0	i	1	>	USE INTERUPT STACK
			ı			
		1	i	0	>	TRAP TO WCS ADDRESS 2001 IF WCS
			1			IS NOT PRESENT, TRAP TO 0001 IN CCS
		1	i	1	>	HALT AT VECTOR PC POINTS TO
		_	-			INTERUPTED OR FAULTED INSTRUCTION.

00000000 07

- 5. PUSH PSL, PC AND 11 OTHER LONGWORDS OF INFORMATION ON STACK.
- 6. LOWER TWO BITS OF VECTOR GET ZEROS WHEN CROSSING CMI ON ADDRESS CYCLE. THE ADDRESS POINTED TO BY THE VECTOR WILL BE THE START OF THE MACRO MACHINE CHECK HANDLER ROUTINE.
- 7. IRD1 OF MACRO ROUTINE TAKES PLACE.

GENERAL MACHINE CHECK MACRO FLOW

A MACHINE CHECK CAN BE HANDLED MANY DIFFERENT WAYS DEPENDING ON CERTAIN SYSGEN PARAMETERS AND THE CURRENT MODE OF OPERATION WHEN THE EXCEPTION OCCURRED. THE FOLLOWING CHART IS DESIGNED TO SHOW ONLY THE OVERALL SYSTEM RESPONSE TO A MACHINE CHECK.

I LOG THE ERROR I

USER OR SUPERVISOR

S EXIT_S UNLESS THE
VMS MACRO HANDLER
DETERMINES THAT IT
CAN RECOVER FROM THE
EXCEPTION. (NON-FATAL)

KERNAL

BUGCHECK THE CPU DOWN (FATAL)

IS THE SYSGEN "BUGCHKFATAL" BIT SET?

EXECUTIVE

YES: TREAT IT LIKE KERNAL MODE

NO: LOG THE USER OFF UNLESS
THE VMS MACRO HANDLER
DETERMINES THAT IT CAN
RECOVER FROM THE EXCEPTION.
(NON-FATAL)

 $\begin{array}{c} 161 \\ \text{If the Machine Check Turns into a Bugcheck, it will have} \\ \text{The Following results:} \end{array}$

•	FATAL	NON-FATAL BUGCHECK CODE
	I BUGCHECK I CODE I	BUGCHKFATAL BUGCHKFATAL BIT SET BIT CLEAR
KERNAL MODE EXECUTIVE MODE	SHUTDOWN THE CPU	LOG THE ERROR LOG THE ERROR SHUTDOWN THEN THE CPU REI
	PROCESS PROCESS HAS DOES BUGCHECKINOT HAVE PRIV. BUGCHECK PRIV.	
SUPERVISOR MODE USER MODE	LLOG THE DO NOT ERROR LOG THE ERROR ERROR SEXIT_S BUT SEXIT_S	DISMISS THE ERROR THEN REI

BUGCHECKS

A BUGCHECK is an internal inconsistency within a process or VMS, in as a corrupted data structure or unexpected exception, detected by .S. Bugchecks can be the result of programming errors or hardware failures. Software related Bugchecks can be quickly isolated from the information saved in the system dump file on a system crash and from source listings. Hardware related Bugchecks are not so easy to isolate because the hardware failure can occur long before VMS detects it. Later on we will look at how to troubleshoot some of the common Bugcheck failures.

Bugchecks are not always fatal to the system. A Bugcheck that occurs while the CPU is in either User or Supervisor mode will result in termination of the process that incurred the Bugcheck, providing the process does not have privilege to cause a Eugcheck. If the Bugcheck is not fatal, VMS will dismiss it and allow the process to continue. Otherwise ratal Bugchecks will not crash the system from User or Supervisor mode.

VMS protects itself and its data structures by using the Bugcheck mechanism while in Executive or Kernel mode. Non-fatal Bugchecks which occur in Executive or Kernel mode are dismissed the same as those in Supervisor or User mode, unless the SYSBOOT parameter BUGCHECKFATAL is turned on. Non-fatal Bugchecks will be logged to the Error Log. Fatal Bugchecks will result in the orderly shutdown of the system. A small amount of information describing the Bugcheck is sent to the console terminal, a dump file is written to the disk and then a special code is sent to the CON cnip's console transmit data buffer and a HALT instruction is executed. The system will then be rebooted unless the SYSBOOT parameter flag BUGREBOOT is cleared.


The crash dump file can be analyzed using the System Dump Analyzer (SDA). The size of the dump file must be four blocks larger than the number of physical pages in the system. If the space reserved on the disk for the dump file is too small, only the physical pages that can fit in the file will be written. A small dump file will not contain some of the most crucial contents of physical memory (the system page tables) which may make analysis with SDA impossible.

BUGCHECK TROUBLESHOOTING

- 1222

The tools you must know how to use to analyze a crash dump include the VMS microfiche listings and the System Dump Analyzer. This discussion assumes you also know the VAX instruction set and understand how to read a MACKO-32 listing. It is not necessary to understand the internals of VMS to troubleshoot some of the most common Bugchecks that are caused by hardware failures. Bugchecks caused by program errors are beyond the scope of this discussion.

when a Bugcheck occurs, information is left on the stack which is useful for isolating the area of code which caused the Bugcheck. This information is usually easy to identify. Note that this information is not always available on the stack. Sometimes a Signal Array can be found on the stack without a Vector Address array. The first item to locate is the Vector Address Array, though it is not always available. The AP will be pointing to the Vector Address Array if it is on the stack. This array will give you the address on the stack of the signal and mechanism arrays. The mechanism array contains the contents of RO and RI at the time of the Bugcheck. This information will be necessary for analyzing the code that Bugchecked.



The values contained in the MECHANISM ARRAY are:

- o 00000004 -- the number of longwords in the MECHANISM ARRAY. In a MECHANISM ARRAY, this value is always four.
- o FRAME -- the address of the stack frame.
- o DEPTH -- the stack depth. (FFFFFFFD to FFFFFFFF) Look for this when the Vector Array is not on the stack.
- o RO -- the contents of RO at the time of the exception.
- o R1 -- the contents of R1 at the time of the exception.

->	NUMBER OF LONGWORDS	SIGNAL
	EXCEPTION CODE	
-	UPTIONAL ARGUMENTS	0 to 254 optional arguments can go between the Exception
~		code and the FC.
	PC I	
•	PSL	•

As an Example: The values contained in the SIGNAL ARRAY for an Access Violation Exception which caused a Sugcheck are:

- 0 00000005 -- the number of longwords contained in the SIGNAL ARRAY. For access violations this number is always five.
- EXCEPTION CODE -- a code which identifies the type of exception.
- o REASON MASK -- the longword whose lowest three bits, if set, indicate that the instruction caused a Length Violation (bit 0), referenced the process page table (bit 1), and/or read/modify operation (bit 2).
- o VIRTUAL ADDRESS -- the virtual address that the system tried to reference at the time of the exception.
- o PC -- the Program Counter. The PC contains the address of the instruction that signaled the exception.
- o PSL -- the processor status longword at the time of the exception.

Signal arrays differ in length, from 4 to 258 longwords, depending on the kind of exception the system detects. See the VAX-11 Run Time Library Reference Manual for details.

The Signal Array contains more interesting information about the igneck. The format of the Signal Array varies for different Bugchecks. He exception Code identifies what kind of error led to the Bugcheck. The preprion Code indicates such errors as Access Violation, Opcode Reserved DEC, etc. Following the Exception Code are optional arguments. These guments will vary in number and meaning for different Bugchecks. Next on the stack is the PC of the instruction that would have been executed next, if an Exception had not occurred.

Once you have located the Exception Code within the Signal Array, enter the following on a running VAX/VMS system:

- s STT<cr>
- s _EXIT %X<exception code><cr>

For access violations the EXCEPTION CODE is 0000000C.

EXAMPLE:

- s STT<CT>
- s _EXIT %X0C<cr>

ASYSTEM-F-ACCVIO, access violation, reason mask=00, virtual address=0000000C, PC=7FFD3A58, PSL=0004034

Now that you know what the Exception Code means, you can look up a short explanation in the VAX/VMS System Messages and Recovery Procedures Manual. For instance, continuing with the Access Violation example, you would lookup ACCVIO on page 2-3 and find the following:

Facility: VAX/VMS System Services

Explanation: An image attempted to read from or write to a memory location that is protected against the current mode. This message indicates an exception condition and is followed by a register and stack dump to help locate the error.

User Action: Examine the PC and virtual address displayed in the message and check the program listing to verify that instruction operands or procedure call arguments are correct. "

The explanation given in the VAX/VMS System messages and Recovery Manual will give you an idea of what the software was attempting to do or a description of the Exception condition which led to the Bugcheck. The User Action may give you some idea of how to proceed in examining the crash dump. Remember that this manual was intended for programmers creating program errors and not for analyzing hardware failures, so some of the Explanations and User Actions will not be appropriate to a hardware failure.

Now that you have some idea where the Bugcheck error was detected and what type of an error caused the Bugcheck, you can attempt a bit of enalysis using SDA. The above stack information may be available at the insole or by using SDA and examining the stack. Exactly how you proceed ith SDA will depend on your experience and the type of problem you are troubleshooting.

For instance, suppose you had an access violation caused by a length violation which led to a Bugcheck. The VA that failed can be found in the Signal Array. Try to examine this address using SDA. It will probably not be possible because the page may not have been mapped. Then check the process page table or system page table to find out if the address is mapped and what protection exists. If the VA is an 800xxxxx value, then you can use the system map (SYS.MAP) and locate the VMS module which contains the address. If the address is not mapped, it may indicate that the program calculated the address incorrectly or dropped/picked a bit in the data paths because of a hardware error. Try to figure out what the address should have been and if the VA that was generated is off by a single bit. Maybe one particular register dropped a bit. From a single failure you may not have enough information to isolate the problem to a small enough area of the system to warrant swapping a module. In these cases it is better to wait for additional crashes and collect more information.

Another possibility is that a device could cause an error, such as constant interrupts, which could cause a system crash or hang. Be especially suspicious of the system disk, MBA or Massbus if all of the tailures nappen while page faulting a page or swapping a process.

A customer written device driver, or for that matter a DEC device driver, could cause a Bugcheck. If the VA or PC which causes the failure is 800xxxxx and you cannot find the module which contains this address in the SYS.MAP, then the address may be within a device driver or other VMS component such as RMS. To find out if it is within a device driver, run SYSGEN and SHOW /DEVICES. The SHOW/DEVICES command will print out a list of address indicating where each device driver is loaded, and addresses where key structures within the I/O data base can be found. The SHOW DEVICE command under SDA could also be used. Just knowing that the address which caused the Bugcheck is associated with a particular device driver will give you some idea of where to start. In the case of a suspected customer written device driver, it would be wise to involve Software Support to help analyze the crash and look at the code of the device driver.

BUGCHECK ANALYSIS NUMBER ONE

Let's try looking at an example of one Bugcheck which was forced by nardware error and see if we can determine where the problem lies.

**** COMMENTS and SDA COMMANDS are indicated by *** ****

SDA> SHOW CRASH

VAX/VMS System dump analyzer

Dump taken on 13-JUL-1981 16:19:26.67 SSRVEXCEPT, Unexpected system service exception

Time of system crash: 13-JUL-1981 16:19:26.67

Version of system: VAX/VMS VERSION V2.3

Reason for BUGCHECK exception: SSRVEXCEPT, Unexpected system service exception

Process currently executing: SYSTEM

Current IPL: 0 (decimal)

meral registers:

**** THE CONTENTS OF REGISIERS RO,R1,SP,PC,& PSL HAVE BEEN ****

**** MODIFIED BY THE BUGCHECK HANDLER. THE PC IS POINTING ****

**** TO THE BUGCHECK HANDLER FOR SYSTEM SERVICE EXCEPTION. ****

RO = 7FFEFE35 R1 = 8000A122R2 = 7FFEC200R3 = 7FFEAEGO R4 = 80070EA0 ส5 = 7FFEA838 R6 = 7FFEABEC R7 = 00000000R10 = 7FFEA790 R8 = 7FFEF878 R9 = 7FFEF988R11 = 7FFEA210 AP = 7FFECD84 FP = 7FFECD6C SP = 7FFECD6C PC = 8000A128 PSL = 00000000

Processor registers:

POBR	=	80097000	PCBB	=	0001A674	ACCS	=	00008001
POLR	=	0000000	SCBB	=	0007DA00	SBIFS	=	00040000
P1BR	=	7F89B000	ASTLVL	=	00000004	SBISC	=	00000000
P1LR	=	001FFE87	SISR	=	00180000	SBIMT	=	00200200
SBR	=	0007E400	ICCS	=	800000C1	SBIER	=	00008002
SLR	=	00000700	ICR	=	ffffee6B	SAITA	=	20000001
			TODR	=	738E01C0	SBIS	=	0000000

ISP = 8007F000 ** ON THIS SYSTEM, THIS IS AN EMPTY STACK **

KSP = 7FFECD6C ** THIS IS THE CURRENT STACK **

ESP = 7FFEDDB0

SSP = 7FFEF818 USP = 7FFCC9C8

SDA> SHOW PROCESS **********

cess status: 00040001 RES,PHDRES

PCB address	80070EA0	JIB address	80U7A980
Master PID	00020016	Creator PID	0000000
PID	00020016	Subprocess count	0
PHD address	80096600	Swapfile disk address	0000000
State	CUR	Termination mailbox	0000
Current priority	4	AST's enabled	KESU
Base priority	4	AST's active	NONE
UIC	[001,004]	AST's remaining	19
Mutex count	0	Buffered I/O count/limit	12/12
waiting EF cluster	0	Direct I/O count/limit	12/12
Starting wait time	1A1B0000	BUFIO byte count/limit	20480/20480
Event flag wait mask	F7FFFFFF	* open files allowed left	20
Local EF cluster 0	C8000001	Timer entries allowed lef	t 20
Local EF cluster 1	0000000	Active page table count	0
Global cluster 2 pointe	0000000	Process wS page count	40
Global cluster 3 pointe		Global WS page count	55

A> SHOW STACK

rrent operating stack (KERNEL):

```
7FFECD4C
                7FFEF988
      7FFECD50
                7FFEA790
                             CTLSAG_CLIDATA+580
      7FFECD54
                7FFEA210
                             CTLSAG_CLIDATA
      7FFECD58
                7FFECD84
                             CTLSGL_KSTKBAS+584
      7FFECD5C
                7FFECD6C
                             CTLSGL_KSTKBAS+56C
      7FFECD60
                7FFECD64
                             CTLSGL_KSTKBAS+564
      7FFECD64
                8000A128
                             EXESEXUPIN+006
      7FFECD68
                00000000
SP =>
      7FFECD6C
                00000000
      7FFECD70
                00000000
      7FFECD74
                7FFEA956
                             MMGSIMGACTBUF+156
      7FFECD78
                7FFECDC0
                             CTLSGL_KSTKBAS+5C0
      7FFECD7C
                80000014
                             SYSSCALL_HANDL+004
      7FFECD80
                80011265
                             EXESREFLECT+14E
      7FFECD84
                7FFECD88
                7FFECDA4
                             CTLsGL_KSTKBAS+5A4
      7FFECD8C
                7FFECD90
                             CTLsGL_KSTKBAS+590
                7FFECD90
      7FFECD94
                7FFECDC0
                             CTLsGL_XSTKBAS+5C0
      7FFECD98
                FFFFFFFE
       7FFECD9C
                00400005
       7FFECDAO
                7FFEC000
                             CTLSA_DISPVEC
       7FFECDA4
                00000005 <========================== *** THE S1GNAL ARR
      7FFECDA8
                7FFECDAC
                00000000
       7FFECDB0
                80011A00
                             EXESIMGSTA+5C2
       7FFECD84
                800119FD
                             EXESIMGSTA+5BF
       7FFECD88
                00400000
       7FFECD8C
                8000E39F
                             EXESIMGACT+CAC
       7FFECDC0
                00000000
       7FFECDC4
                0000000
       7FFECDC8
                7FFEDDC8
                             CTLsGL_KSPINI+FC8
       7FFECDCC
                7FFECDE4
                             CTLsGL_KSTkBAS+5E4
       7FFECDDG
                80007658
                             EXESCMKRHL+018
       7FFECDD4
                00000000
       7FFECDD8
                7FFEAE00
                             MMGSIMGACTBUF+600
       7FFÉCDDC
                7FFEA8EC
                             MMGSIMGACTBUF+UEC
       7FFECDEO
                00000000
       7FFECDE4
                00000000
       7FFECDE8
                00000000
       7FFECDEC
                7FFEDDC8
                             CTLSGL_kSPINI+FC8
       7FFECDF0
                7FFEDDB0
                             CTLsGL_kspini+f60
       7FFECDF4
                             EXESEXCPTN+00E
                8000A130
       7FFECDF8
                80000096
                             SYSSCMKRNL+006
       7FFECDFC
                01800000
```

**** If you have been following the crash so far, you should know that the Exception Code was a 444. Using the methods shown earlier, you should have been able to determine that the exception code indicates a PAGRDERR, that is a PAGRDERR. Now looking that up in the VAX/VMS System Messages and Recovery Procedures Manual you would find the following:

Facility: VAX/VMS system services

Explanation: The system failed to read a page from disk into memory during a page fault operation. This message indicates an exception condition and is usually followed by a display of the condition arguments, registers, and stack at the time of the exception.

User Action: Check the status of the device and repeat the request. If the failure persists, notify the system manager."

Now what do you think would be a good area to examine? While it is not possible from the information above to state conclusively that the Bugcheck was caused by a hardware failure in the disk subsystem, the available evidence is pointing in that direction. This Bugcheck was in fact caused by switching the system disk offline/online and then attempting to perform a DIR command. As you can see, this Bugcheck was fairly straight forward and could be isolated to the disk subsystem. If this Bugcheck occurred again and the hardware was available, you could look at the disk subsystem registers. You would find the Volume Valid bit reset. From this you would then be able to pursue the MBA or Disk drive to determine why the Volume Valid bit was reset on the system disk.

A = 10.(1010) B = 11.(1011) C = 12.(1100) D = 13.(1101) E = 14.(1110) E = 14.(1110)

Γ	Т			<u> </u>	<u> </u>			31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	Ш	10	9	B	7					2		0
-	-											-												=-							_								
-	-			-				 																									† 					:	
-	_			-				 													 	<u> </u>	-									_			-		;	.	
-	+			 				 			<u> </u>														-						<u> </u>								
-	7			-				 								_				•																			
-	-+			_				 		-										_				-															
H	+			-				 		<u> </u>																													
\vdash	十	-		-																	i													I					
-	7	_		 				 		<u> </u>	-																							i					
-	1			<u> </u>				 -																										i					
-	_			<u>. </u>																													į	!				i	
ŀ		!		:			Ī			:	!										ļ	1																	
 	-			<u></u>	-																																		
	-1			i —																																			
				 						i	Ī																												
				İ																																			
-																																							
-	_	-																																					
ľ																																					<u> </u>		
																						^																ļ	
																													_										
																													_								!		
										<u> </u>																													
												ļ				<u> </u>																				-	_		-
1											İ .																										<u> </u>]

EDT Version 2 VT100 Keysad

44			
Gold	Helr	Fndnxt	Del L
0010 	11615	Find	Und L
Pase	Sect	Append	Del W
Command	Fill	Replace	Und W
Advance	Backup	Cut	Del C
Bottom	Top	Paste	Und C
Word	Eol	Char	Enter
Chnscase	Del Eol	Specins	
L	ine	Select	Subs
0pen	Line	Reset	
T		r	

Backspace	Go to beginning of line
Delete	Delete character
Linefeed	Delete to start of word
CTRL/A	' Compute tab level
CTRL/D	Decrease tab level
CTRL/E	Increase tab level
CTRL/K	Define kes
CTRL/L	Form feed
CTRL/T	Adjust tabs
CTRL/U	Delete to start of line
CTRL/W	Refresh screen
CTRL/Z	Return to line mode

EDT Version 2 VT52 Keypad

4	L	L	L
Gold	Hele	Del L	Up :
1		Und L	Replace!
l Page	Fndnxt	Del W	Down :
Command	Find	Und W	Sect
Advance	Backup	Del C	Risht :
Bottom	Top	Und C	 Specins!
Word	Eo1	Cut	Left :
 Chnscase	Del Eol	Paste	Append :
L	ine	Select	Enter
Open	Line	Reset	Subs
1			·

Backspace	Go to besinning of line
Delete	Delete character
Linefeed	Delete to start of word
CTRL/A	Compute tab level
CTRL/D	Decrease tạb level
CTRL/E	Increase tab level
CTRL/F	Fill text
CTRL/K	Define key
CTRL/L	Form feed
CTRL/T	Adjust tabs
CTRL/U	Delete to start of line
CTRL/W	Refresh screen
CTRL/Z	Return to line mode

ANY SUGGESTIONS OR COMMENTS CONCERNING THIS DOCUMENT SHOULD BE DIRECTED TO:

DIGITAL EQUIPMENT CORPORATION EDUCATIONAL SERVICES VAX 11/750 MAGIC BOOK

12 CROSBY DRIVE BUO/E38
BEDFORD, MASSACHUSETTS 01730

OR CALL DTN-249-4697 (617) 276-4697